

**Vector Engine Assembly  
Language Reference Manual**

**SX-Aurora TSUBASA**



---

---

## **Proprietary Notice**

The information disclosed in this document is the property of NEC Corporation (NEC) and/or its licensors. NEC and/or its licensors, as appropriate, reserve all patent, copyright, and other proprietary rights to this document, including all design, manufacturing, reproduction, use and sales rights thereto, except to the extent said rights are expressly granted to others.

### **Related Documents**

- SX-Aurora TSUBASA Architecture Manual

### **Remarks**

All product, brand, or trade names in this publication are the trademarks or registered trademarks of their respective owners.

(C) NEC Corporation 2018,2019

# Contents

Chapter1 Assembler Operation.....	1
1.1 Command-line Syntax.....	1
Chapter2 Pseudo-Instructions .....	2
2.1 Section definition pseudo-instructions.....	2
2.1.1 .section .....	2
2.1.2 . text .....	2
2.1.3 . data.....	2
2.1.4 . bss .....	2
2.2 Data Definition Pseudo-Instructions .....	2
2.2.1 .2byte, .4byte, 8byte.....	2
2.2.2 .byte.....	2
2.2.3 .short.....	3
2.2.4 .word.....	3
2.2.5 .int .....	3
2.2.6 .long .....	3
2.2.7 .quad .....	4
2.2.8 .llong .....	4
2.3 Miscellaneous Pseudo-Instructions .....	4
2.3.1 .file.....	4
2.3.2 .ident.....	4
Chapter3 Assembler Syntax.....	5
3.1 Statement Syntax.....	5
3.2 Operand Description Format.....	5
3.2.1 Register Notations .....	5
3.2.2 Effective Address Notations .....	6
3.2.3 Immediate value Notations .....	7
3.2.4 Prefix Notations.....	7
3.2.5 Suffix Notations.....	8
3.3 Instruction Mnemonics .....	8
3.3.1 List of Notations .....	8
3.3.2 Instruction Set .....	10

Appendix A	History .....	32
A.1	History table .....	32
A.2	Change notes.....	32

## List of tables

Table 3-1 Register Notations .....	5
Table 3-2 Register Aliases.....	5
Table 3-3 Immediate Value Notations.....	7
Table 3-4 Prefix Notations .....	8
Table 3-5 Suffix Notations .....	8
Table 3-6 List of Notations (operands).....	8
Table 3-7 Lists of Notation (Mnemonic suffix) .....	9
Table 3-8 Lists of notation (Description) .....	10

# Chapter1 Assembler Operation

This chapter describes Vector Engine assembler command-line syntax.

## 1.1 Command-line Syntax

nas [options] file ...

# Chapter2 Pseudo-Instructions

This chapter describes Vector Engine assembler pseudo-instructions which are supported by Vector Engine.

## 2.1 Section definition pseudo-instructions

### 2.1.1 .section

Format:

```
.section name[, "flags"[, @type[, flag_specific_arguments]]]
```

### 2.1.2 .text

Format:

```
.text [subsection]
```

### 2.1.3 .data

Format:

```
.data [subsection]
```

### 2.1.4 .bss

Format:

```
.bss [.subsection]
```

## 2.2 Data Definition Pseudo-Instructions

### 2.2.1 .2byte, .4byte, 8byte

Format:

```
.2byte EXPRESSIONS  
.4byte EXPRESSIONS  
.8byte EXPRESSIONS
```

Description:

These directives write unaligned 2, 4 or 8 byte values to the output section.

### 2.2.2 .byte

Format:

```
.byte EXPRESSIONS
```

Description:

.byte expects zero or more expressions, separated by commas. Each expression is assembled into the next byte.

### 2.2.3 .short

Format:

**.short** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 16 bits (2 bytes).

### 2.2.4 .word

Format:

**.word** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

### 2.2.5 .int

Format:

**.int** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

### 2.2.6 .long

Format:

**.long** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

### 2.2.7 .quad

Format:

**.quad** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

### 2.2.8 .llong

Format:

**.llong** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

## 2.3 Miscellaneous Pseudo-Instructions

### 2.3.1 .file

Format:

**.file** "*string*"

### 2.3.2 .ident

Format:

**.ident** "*string*"

Description:

*string* is emitted to the ".comment" section.

# Chapter3 Assembler Syntax

## 3.1 Statement Syntax

A statement of the Vector Engine assembly language is represented as the following format.

[*label*] <*instruction*> [<*operand*>[, <*operand*> ···]]

## 3.2 Operand Description Format

The register, immediate values, and effective address can only be described in the operand.

### 3.2.1 Register Notations

Table 3-1 shows the register notations used in the Vector Engine assembly language. See also Chapter 3 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-1 Register Notations

Register	Syntax
Scalar register	%sn (n=0 ? 63)
Vector register	%vn (n=0 ? 63)
Vector mask register	%vmn (n=0 ? 15)
Vector index register	%vix

Table 3-2 Register Aliases

Alias (actual register/immediate)	Syntax
Stack pointer (%s11)	%sp
Frame pointer (%s9)	%fp
Stack limit (%s8)	%sl
Link register (%s10)	%lr
Thread pointer (%s14)	%tp
Outer register(%s12)	%outer
Info area register(%s17)	%info
Global offset table register(%s15)	%got
Procedure linkage table register(%s16)	%plt
User clock counter (0)	%usrcc
Program status word (1)	%psw
Store address register (2)	%sar
Performance monitor mode register (7)	%pmmr

Performance monitor configuration register (8-11)	%pmcrm (m=0-3)
Performance monitor counter (16-30)	%pmcn (n=0-14)

---

### 3.2.2 Effective Address Notations

ASX are address syllable for RM and CF formats. The following are address syllable formats. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

- (1) **disp**
- (2) **disp** (, *base*)
- (3) **disp** (*index*)
- (4) **disp** (*index*, *base*)
- (5) (, *base*)
- (6) (*index*)
- (7) (*index*, *base*)

*base* specifies a scalar register; *index* specifies a scalar register or immediate data in the range of -64 to 63; and **disp** specifies a label name or absolute value.

AS format is the same as ASX but it can not accept *index*. Therefore, the following are acceptable.

- (1) **disp**
- (2) **disp**(, *base*)
- (3) (, *base*)

When it is RRM format, a comma is omitted as follows.

- (1) **disp**
- (2) **disp**(*base*)
- (3) (*base*)

HM is address syllable for RRM format. The following are address syllable formats.

- (1) *base*
- (2) *(base)*
- (3) **disp**(*base*)

*base* specifies a scalar register and **disp** specifies an immediate value.

### 3.2.3 Immediate value Notations

Table 3-3 shows immediate value notations. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-3 Immediate Value Notations

Manual Description	Syntax	Meaning
I	Expression including only integer constants D (octal, decimal or hexadecimal constants)	Immediate value to be set in Ry of RR-type instruction. The lower 7 bits of the integer constant specified by the expression are set.
N	Expression including only integer constants (octal, decimal or hexadecimal constants)	
M	(m)0 or (m)1 M: Integer in the range 0-63	When (m)0 is specified, 64-bit immediate value having m zeros from left and (64-m) ones. When (m)1 is specified, 64-bit immediate value having m ones from left and (64-m) zeros.
Z		Immediate 0 (zero) value if whatever immediate value is specified

### 3.2.4 Prefix Notations

Table 3-4 Prefix Notations

Prefix	Meaning
<b>%hi(<i>label</i>)</b>	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
<b>%lo(<i>label</i>)</b>	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value

**Note** It'll be expected to eliminate this Pseudo-Instruction from now on.

### 3.2.5 Suffix Notations

Table 3-5 Suffix Notations

Suffix	Meaning
<i>label</i> @hi	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
<i>label</i> @lo	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value
<i>label</i> @pc_hi	Get upper 32-bit of the relative address to ' <i>label</i> '
<i>label</i> @pc_lo	Get lower 32-bit of the relative address to ' <i>label</i> '
<i>label</i> @got_hi	Get upper 32-bit of the address of GOT entry of ' <i>label</i> '
<i>label</i> @got_lo	Get lower 32-bit of the address of GOT entry of ' <i>label</i> '
<i>label</i> @gotoff_hi	Get upper 32-bit of the relative address from GOT to ' <i>label</i> '
<i>label</i> @gotoff_lo	Get lower 32-bit of the relative address from GOT to ' <i>label</i> '
<i>label</i> @plt_hi	Get upper 32-bit of the address of PLT entry of ' <i>label</i> '
<i>label</i> @plt_lo	Get lower 32-bit of the address of PLT entry of ' <i>label</i> '

## 3.3 Instruction Mnemonics

This section describes the syntax of the instruction mnemonics.

### 3.3.1 List of Notations

Table 3-6 List notations used in the descriptions of the syntax of instruction mnemonics.

See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-6 List of Notations (operands)

Notation	Description
<b>AS</b>	Address syllable
<b>ASX</b>	Address syllable
<b>HM</b>	Address syllable for host memory
<b>%sx, %sy, %sz</b>	Scalar register
<b>%vx, %vy, %vz</b>	Vector register
<b>%vm</b>	Vector mask register
<b>%vix</b>	Vector index register
<b>I</b>	Immediate value (used for arithmetic operations) in the range from -64 to 63.

<b>N</b>	Immediate value (used for the number of shifts, element number, interelement distance, etc) in the range from 0 to 127.
<b>M</b>	(m)0 or (m)1 format is specified, m is an integer in the range from 0 to 63.
<b>Z</b>	Immediate value 0 (zero)

Some instructions can change their function when their mnemonics are followed by suffixes as Table 3-7.

Table 3-7 Lists of Notation (Mnemonic suffix)

Suffix	Description
<i>df</i>	Data format l: 64 bit integer w: 32 bit integer d: 64 bit floating point s: 32 bit floating point
<i>ex</i>	Extension sx: Sign extension zx or <i>NONE</i> : Zero extension
<i>bp</i>	Branch Prediction <i>NONE</i> : No branch prediction nt: Not taken t: Taken
<i>cf</i>	Condition Field af: Always false gt: Greater than lt: Less than ne: Not equal eq: Equal ge: Greater than or equal le: Less than or equal num: Is number nan: Is NaN (Not a number) gtnan: Greater than or NaN ltnan: Less than or NaN nenan: Not equal or NaN eqnan: Equal or NaN genan: Greater than equal or NaN lenan: Greater than equal or NaN at or <i>NONE</i> : Always true
<i>rd</i>	Rounding Mode <i>NONE</i> : According to PSW rz: Round toward Zero rp: Round toward Plus infinity

---

	rm: Round toward Minus infinity
	rn: Round to Nearest (ties to Even)
	ra: Round to Nearest (ties to Away)
<i>nc</i>	Not cached on ADB
<i>ot</i>	Overtake
<i>nex</i>	No Exception
<i>pos</i>	Position
	fst: First element
	lst: Last element

---

Table 3-8 Lists of notation (Description)

Operator	Description
<b>M(A,B)</b>	B-byte memory contents or location at the effective address given by the contents of A. B can be omitted, and in that case B is regarded as 1.
<b>EA</b>	Operation address, calculated by each fields of an instruction.
<b>A[i:j]</b>	Operation address, calculated by each fields of an instruction. from bit i to bit j of register A
<b>A ← B</b>	Storing (moving) of the contents of B into A.
<b>Sx</b>	Immediate value or S register designated by x field of instruction word.
<b>Sy</b>	Immediate value or S register designated by y
<b>Sz</b>	Immediate value or S register designated by z
<b>mod(A, B)</b>	The remainder of A divided by B
<b>sext(A, B)</b>	B-bit value is generated by expanding sign bit (Most significant bit) of A.
<b>cond(A, B, C)</b>	The result of comparison B and C in A condition. C can be omitted and in this case C is handled as 0. Refer to the chapter 5 for system interpretation of comparison condition
<b>max(A, B)</b>	Maximum value of A and B.
<b>min(A, B)</b>	Minimum value of A and B.

### 3.3.2 Instruction Set

This section lists instruction code/format, assembler mnemonic syntax and description of the instruction mnemonics. See also Chapter 8 of SX-Aurora TSUBASA Architecture Manual for details.

### 3.3.2.1 Transferring Instructions

Instruction	Assembler Mnemonic Syntax	Description
LEA	<b>lea</b> %sx, ASX	Load Effective Address
06 / RM	<b>lea.sl</b> %sx, ASX	
LDS	<b>ld</b> %sx, ASX	Load S
01 / RM		
LDU	<b>ldu</b> %sx, ASX	Load S Upper
02 / RM		
LDL	<b>ldl[.ex]</b> %sx, ASX	Load S Lower
03 / RM		
LD2B	<b>ld2b[.ex]</b> %sx, ASX	Load 2B
04 / RM		
LD1B	<b>ld1b[.ex]</b> %sx, ASX	Load 1B
05 / RM		
STS	<b>st</b> %sx, ASX	Store S
11 / RM		
STU	<b>stu</b> %sx, ASX	Store S Upper
12 / RM		
STL	<b>stl</b> %sx, ASX	Store S Lower
13 / RM		
ST2B	<b>st2b</b> %sx, ASX	Store 2B
14 / RM		
ST1B	<b>st1b</b> %sx, ASX	Store 1B
15 / RM		
D LDS	<b>dld</b> %sx, ASX	Dismissable Load S
09 / RM		
D LDU	<b>dldu</b> %sx, ASX	Dismissable Load Upper
0A / RM		
D LDL	<b>dldl[.ex]</b> %sx, ASX	Dismissable Load Lower
0B / RM		
PFCH	<b>pfch</b> ASX	Pre Fetch
0C / RM		
CMOV	<b>cmove.df[.cf]</b> %sx, {sz   M}, {sy   I}	Conditional Move
3B / RR		

### 3.3.2.2 Fixed-Point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
ADD	<code>addu.1 %sx, {sy   I}, {sz   M}</code>	Add
48 / RR	<code>addu.w %sx, {sy   I}, {sz   M}</code>	
ADS	<code>adds.w[.ex] %sx, {sy   I}, {sz   M}</code>	Add Single
4A / RR		
ADX	<code>adds.1 %sx, {sy   I}, {sz   M}</code>	Add
59 / RR		
SUB	<code>subu.1 %sx, {sy   I}, {sz   M}</code>	Subtract
58 / RR	<code>subu.w %sx, {sy   I}, {sz   M}</code>	
SBS	<code>subs.w[.ex] %sx, {sy   I}, {sz   M}</code>	Subtract Single
5A / RR		
SBX	<code>subs.1 %sx, {sy   I}, {sz   M}</code>	Subtract
5B / RR		
MPY	<code>mulu.1 %sx, {sy   I}, {sz   M}</code>	Multiply
49 / RR	<code>mulu.w %sx, {sy   I}, {sz   M}</code>	
MPS	<code>muls.w[.ex] %sx, {sy   I}, {sz   M}</code>	Multiply Single
4B / RR		
MPX	<code>muls.1 %sx, {sy   I}, {sz   M}</code>	Multiply
6E / RR		
MPD	<code>muls.1.w %sx, {sy   I}, {sz   M}</code>	Multiply
6B / RR		
DIV	<code>divu.1 %sx, {sy   I}, {sz   M}</code>	Divde
6F / RR	<code>divu.w %sx, {sy   I}, {sz   M}</code>	
DVS	<code>divs.w[.ex] %sx, {sy   I}, {sz   M}</code>	Divide Single
7B / RR		
DVX	<code>divs.1 %sx, {sy   I}, {sz   M}</code>	Divide
7F / RR		
CMP	<code>cmpu.1 %sx, {sy   I}, {sz   M}</code>	Compare
55 / RR	<code>cmpu.w %sx, {sy   I}, {sz   M}</code>	
CPS	<code>cmps.w[.ex] %sx, {sy   I}, {sz   M}</code>	Compare Single
7A / RR		
CPX	<code>cmps.1 %sx, {sy   I}, {sz   M}</code>	Compare
6A / RR		

CMS	<code>maxs.w[.ex] %sx, {sy   I}, {sz   M}</code>	Compare and Select
78 / RR	<code>mins.w[.ex] %sx, {sy   I}, {sz   M}</code>	Maximum/Minimum Single
CMX	<code>maxs.l %sx, {sy   I}, {sz   M}</code>	Compare and Select
68 / RR	<code>mins.l %sx, {sy   I}, {sz   M}</code>	Maximum/Minimum

### 3.3.2.3 Logical Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
AND	<code>and %sx, {sy   I}, {sz   M}</code>	AND
44 / RR		
OR	<code>or %sx, {sy   I}, {sz   M}</code>	OR
45 / RR		
XOR	<code>xor %sx, {sy   I}, {sz   M}</code>	Exclusive OR
46 / RR		
EQV	<code>eqv %sx, {sy   I}, {sz   M}</code>	Equivalence
47 / RR		
NND	<code>nnd %sx, {sy   I}, {sz   M}</code>	Negate AND
54 / RR		
MRG	<code>mrg %sx, {sy   I}, {sz   M}</code>	Merge
56 / RR		
LDZ	<code>ldz %sx, {sz   M}</code>	Leading Zero Count
67 / RR		
PCNT	<code>pcnt %sx, {sz   M}</code>	Population Count
38 / RR		
BRV	<code>brv %sx, {sz   M}</code>	Bit Reverse
39 / RR		

### 3.3.2.4 Shift Instructions

Instruction	Assembler Mnemonic Syntax	Description
SLL	<code>sll %sx, {sz   M}, {sy   N}</code>	Shift Left Logical
65 / RR		
SLD	<code>sld %sx, {sz   M}, {sy   N}</code>	Shift Left Double
64 / RR		
SRL	<code>srl %sx, {sz   M}, {sy   N}</code>	Shift Right Logical
75 / RR		

SRD 74 / RR	<b>srd</b> %sx, {sz   M}, {sy   N}	Shift Right Double
SLA 66 / RR	<b>sla.w[.ex]</b> %sx, {sz   M}, {sy   N}	Shift Left Arithmetic
SLAX 57 / RR	<b>sla.l</b> %sx, {sz   M}, {sy   N}	Shift Left Arithmetic
SRA 76 / RR	<b>sra.w[.ex]</b> %sx, {sz   M}, {sy   N}	Shift Right Arithmetic
SRAX 77 / RR	<b>sra.l</b> %sx, {sz   M}, {sy   N}	Shift Right Arithmetic

### 3.3.2.5 Floating-point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
FAD 4C / RR	<b>fadd.d</b> %sx, {sy   I}, {sz   M}	Floating Add
FSB 5C / RR	<b>fsub.d</b> %sx, {sy   I}, {sz   M}	Floating Subtract
FMP 4D / RR	<b>fmul.d</b> %sx, {sy   I}, {sz   M}	Floating Multiply
FDV 5D / RR	<b>fdiv.d</b> %sx, {sy   I}, {sz   M}	Floating Divide
FCP 7E / RR	<b>fcmp.d</b> %sx, {sy   I}, {sz   M}	Floating Compare
FCM 3E / RR	<b>fmax.d</b> %sx, {sy   I}, {sz   M}	Floating Compare and Select
	<b>fmin.d</b> %sx, {sy   I}, {sz   M}	Maximum/Minimum
	<b>fmin.s</b> %sx, {sy   I}, {sz   M}	
FAQ 6C / RW	<b>fadd.q</b> %sx, {sy   I}, {sz   M}	Floating Add Quadruple
FSQ 7C / RW	<b>fsub.q</b> %sx, {sy   I}, {sz   M}	Floating Subtract Quadruple
FMQ 6D / RW	<b>fmul.q</b> %sx, {sy   I}, {sz   M}	Floating Multiply Quadruple
FCQ 7D / RW	<b>fcmp.q</b> %sx, {sy   I}, {sz   M}	Floating Compare Quadruple

FIX	<code>cvt.w.d[.ex][.rd] %sx, {sy   I}</code>	Convert to Fixed Point
4E / RR	<code>cvt.w.s[.ex][.rd] %sx, {sy   I}</code>	
FIXX	<code>cvt.l.d[.rd] %sx, {sy   I}</code>	Convert to Fixed Point
4F / RR		
FLT	<code>cvt.d.w %sx, {sy   I}</code>	Convert to Floating Point
5E / RR	<code>cvt.s.w %sx, {sy   I}</code>	
FLTX	<code>cvt.d.l %sx, {sy   I}</code>	Convert to Floating Point
5F / RR		
CVD	<code>cvt.d.s %sx, {sy   I}</code>	Convert to Double-format
0F / RW	<code>cvt.d.q %sx, {sy   I}</code>	
CVS	<code>cvt.s.d %sx, {sy   I}</code>	Convert to Single-format
1F / RW	<code>cvt.s.q %sx, {sy   I}</code>	
CVQ	<code>cvt.q.d %sx, {sy   I}</code>	Convert to Quadruple-format
2D / RW	<code>cvt.q.s %sx, {sy   I}</code>	

### 3.3.2.6 Branch Instructions

Instruction	Assembler Mnemonic Syntax	Description
BC	<code>b[cf].l[.bp] [{sy   I},] AS</code>	Branch on Condition
19 / CF		If <i>cf</i> is "af" or "at", %sz can be omitted.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCS	<code>b[cf].w[.bp] [{sy   I},] AS</code>	Branch on Condition Single
1B / CF		If <i>cf</i> is "af" or "at", %sz can be omitted.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCF	<code>b[cf].d[.bp] [{sy   I},] AS</code>	Branch on Condition Floating Point
1C / CF	<code>b[cf].s[.bp] [{sy   I},] AS</code>	If <i>cf</i> is "af" or "at", %sz can be omitted.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCR	<code>br[cf].l[.bp] {sy I}, {sz   z}, AS</code>	Branch on Condition Relative
18 / CF	<code>br[cf].w[.bp] {sy I}, {sz   z}, AS</code>	

	<b>br[cf].d[.bp]</b> { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }, AS	If <b>cf</b> is "af" or "at", both <b>%sy</b> and <b>%sz</b> can be omitted.
	<b>br[cf].s[.bp]</b> { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }, AS	If <b>cf</b> is "at", <b>cf</b> can be omitted.
		"AS" is disp only.
		If "disp" of "AS" is label and suffix is set in "disp" of "AS", suffix is ignored.
BSIC 08 / RM	<b>bsic %sx, ASX</b>	Branch and Save IC

### 3.3.2.7 Vector Transfer Instructions

Instruction	Assembler Mnemonic Syntax	Description
VLD 81 / RVM	<b>vld[.nc]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }	Vector Load
VLDU 82 / RVM	<b>vldu[.nc]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }	Vector Load Upper
VLDL 83 / RVM	<b>vldl[.ex][.nc]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }	Vector Load Lower
VLD2D C1 / RVM	<b>vld2d[.nc]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }	Vector Load 2D
VLDU2D C2 / RVM	<b>vldu2d[.nc]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }	Vector Load Upper 2D
VLDL2D C3 / RVM	<b>vldl2d[.ex][.nc]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> }	Vector Load Lower 2D
VST 91 / RVM	<b>vst[.nc][.ot]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> } [, <b>%vm</b> ]	Vector Store
VSTU 92 / RVM	<b>vstu[.nc][.ot]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> } [, <b>%vm</b> ]	Vector Store Upper
VSTL 93 / RVM	<b>vstl[.nc][.ot]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> } [, <b>%vm</b> ]	Vector Store Lower
VST2D D1 / RVM	<b>vst2d[.nc][.ot]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> } [, <b>%vm</b> ]	Vector Store 2D
VSTU2D D2 / RVM	<b>vstu2d[.nc][.ot]</b> { <b>%vx</b>   <b>%vix</b> }, { <b>%sy</b>   <b>I</b> }, { <b>%sz</b>   <b>Z</b> } [, <b>%vm</b> ]	Vector Store Upper 2D

VSTL2D	<b>vstl2d[.nc][.ot]</b> {vx   vix}, {sy   I},	Vector Store Lower
D3 / RVM	{sz   Z} [, %vm]	2D
PFCHV	<b>pfchv[.nc]</b> {sy   I}, {sz   Z}	Pre Fetch Vector
80 / RVM		
LSV	<b>lsv</b> {vx   vix}{sy   N}, {sz   M}	Load S to V
8E / RR		
LVS	<b>lvs</b> %sx, {vx   vix}{sy   N}	Load V to S
9E / RR		
LVM	<b>lvm</b> %vmx, {sy   N}, {sz   M}	Load VM
B7 / RR		N = 0 - 3
SVM	<b>svm</b> %sx, %vmz, {sy   N}	Save VM
A7 / RR		N = 0 - 3
VBRD	<b>vbrd</b> {vx   vix}, {sy   I} [, %vm]	Vector Broadcast
8C / RV	<b>vbrdl</b> {vx   vix}, {sy   I} [, %vm] <b>vbrdu</b> {vx   vix}, {sy   I} [, %vm] <b>pvbrd</b> {vx   vix}, {sy   I} [, %vm]	
VMV	<b>vmv</b> {vx   vix}, {sy   N}, {vz   vix} [, %vm]	Vector Move
9C / RV		

### 3.3.2.8 Vector Fixed-Point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VADD	<b>vaddu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Add
C8 / RV	<b>pvaddu.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvaddu.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvaddu</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	
VADS	<b>vadds.w[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Add Single
CA / RV	<b>pvadds.lo[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvadds.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvadds</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	

VADX 8B / RV	<b>vadds.1</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Add
VSUB D8 / RV	<b>vsubu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvsedu.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvsedu.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvsedu</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Subtract
VSBS DA / RV	<b>vsubs.w[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvsubs.lo[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvsubs.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvsubs</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Subtract Single
VSBX 9B / RV	<b>vsubs.1</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Subtract
VMPY C9 / RV	<b>vmulu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Multiply
VMPS CB / RV	<b>vmuls.w[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Multiply Single
VMPX DB / RV	<b>vmuls.1</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Multiply
VMPD D9 / RV	<b>vmuls.1.w</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Multiply
VDIV E9 / RV	<b>vdivu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, vm]	Vector Divide
VDVS EB / RV	<b>vdivs.w[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, vm]	Vector Divide Single
VDVX FB / RV	<b>vdivs.1</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, vm]	Vector Divide
VCMP B9 / RV	<b>vcmpu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmpu.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmpu.up</b> {vx   vix}, {vy   vix   sy   I}	Vector Compare

	I}, {%vz   %vix} [, %vm]	
	<b>pvcmpu</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
VCPS	<b>vcmps.w[.ex]</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	Vector Compare
FA / RV	<b>pvcmps.lo[.ex]</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	Single
	<b>pvcmps.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
	<b>pvcmps</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
VCPX	<b>vcmps.l</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	Vector Compare
BA / RV	<b>vmaxs.w[.ex]</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
VCMS	<b>p vmaxs.lo[.ex]</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	Vector Compare and Select
8A / RV	<b>p vmaxs.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	Maximum/Minimum Single
	<b>p vmaxs</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
	<b>vmins.w[.ex]</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
	<b>p vmins.lo[.ex]</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
	<b>p vmins.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
	<b>p vmins</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	
VCMX	<b>vmaxs.l</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	Vector Compare and Select
9A / RV	<b>vmins.l</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]	Maximum/Minimum

### 3.3.2.9 Vector Logical Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VAND	<b>vand</b> {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]	Vector AND
C4 / RV	<b>pvand.lo</b> {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]	
	<b>pvand.up</b> {%vx   %vix}, {%vy   %vix   %sy	

	<b>M}, {%vz   %vix} [, %vm]</b>	
	<b>pvand {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b>	
VOR	<b>vor {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b>	Vector OR
C5 / RV	<b>pvor.lo {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b> <b>pvor.up {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b> <b>pvor {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b>	
VXOR	<b>vxor {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b>	Vector Exclusive OR
C6 / RV	<b>pxxor.lo {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b> <b>pxxor.up {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b> <b>pxxor {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b>	
VEQV	<b>veqv {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b>	Vector Equivalence
C7 / RV	<b>pveqv.lo {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b> <b>pveqv.up {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b> <b>pveqv {%vx   %vix}, {%vy   %vix   %sy   M}, {%vz   %vix} [, %vm]</b>	
VLDZ	<b>vldz {%vx   %vix}, {%vz   %vix} [, %vm]</b>	Vector Leading Zero Count
E7 / RV	<b>pvldz.lo {%vx   %vix}, {%vz   %vix} [, %vm]</b> <b>pvldz.up {%vx   %vix}, {%vz   %vix} [, %vm]</b> <b>pvldz {%vx   %vix}, {%vz   %vix} [, %vm]</b>	
VPCNT	<b>vpcnt {%vx   %vix}, {%vz   %vix} [, %vm]</b>	Vector Population Count
AC / RV	<b>pvpCnt.lo {%vx   %vix}, {%vz   %vix} [, %vm]</b> <b>pvpCnt.up {%vx   %vix}, {%vz   %vix} [, %vm]</b> <b>pvpCnt {%vx   %vix}, {%vz   %vix} [, %vm]</b>	
VBRV	<b>vbrv {%vx   %vix}, {%vz   %vix} [, %vm]</b>	Vector Bit Reverse
F7 / RV	<b>pvbrv.lo {%vx   %vix}, {%vz   %vix} [, %vm]</b> <b>pvbrv.up {%vx   %vix}, {%vz   %vix} [, %vm]</b> <b>pvbrv {%vx   %vix}, {%vz   %vix} [, %vm]</b>	

VSEQ	<b>vseq</b> {vx   vix} [, vm]	Vector Sequential
99 / RV	<b>pvseq.lo</b> {vx   vix} [, vm]	Number
	<b>pvseq.up</b> {vx   vix} [, vm]	
	<b>pvseq</b> {vx   vix} [, vm]	

### 3.3.2.10 Vector Shift Instructions

Instruction	Assembler Mnemonic Syntax	Description
VSLL E5 / RV	<b>vsll</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]  <b>pvsll.lo</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]  <b>pvsll.up</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]  <b>pvsll</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]	Vector Shift Left Logical
VSLD E4 / RV	<b>vsld</b> {vx   vix}, ({vy   vix}, {vz   vix}), {sy   N} [, vm]	Vector Shift Left Double
VSRL F5 / RV	<b>vsrl</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]  <b>pvsrl.lo</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]  <b>pvsrl.up</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]  <b>pvsrl</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]	Vector Shift Right Logical
VSRD F4 / RV	<b>vsrd</b> {vx   vix}, ({vy   vix}, {vz   vix}), {sy   N} [, vm]	Vector Shift Right Double
VSLA E6 / RV	<b>vsla.w[.ex]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]  <b>pvsla.lo[.ex]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]  <b>pvsla.up</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]  <b>pvsla</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]	Vector Shift Left Arithmetic
VSLAX D4 / RV	<b>vsla.l</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Left Arithmetic
VSRA F6 / RV	<b>vsra.w[.ex]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Right Arithmetic

	<b>pvsra.lo</b> [.ex] {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	
	<b>pvsra.up</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]	
	<b>pvsra</b> {vx   vix}, {vz   vix}, {vy   vix   sy} [, vm]	
VSRA	<b>vsra.1</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Right
D5 / RV		Arithmetic
VSFA	<b>vsfa</b> {vx   vix}, {vz   vix}, {sy   N}, {sz   M} [, vm]	Vector Shift Left
D7 / RV		and Add

### 3.3.2.11 Vector Floating-Point Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VFAD	<b>vfadd.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating Add
CC / RV	<b>pvfadd.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfadd.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfadd</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	
VFSB	<b>vbsub.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating
DC / RV	<b>pvfsub.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfsub.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfsub</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Subtract
VFMP	<b>vfmul.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating
CD / RV	<b>pvfmul.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfmul.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfmul</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Multiply
VFDV	<b>vddiv.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, vm]	Vector Floating
DD / RV		Divide

VFSQRT ED / RV	<b>vfsqrt.df</b> {vx   vix}, {vy   vix} [, vm]	Vector Floating Square Root
VFCP FC / RV	<b>vfcmp.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvcmp.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvcmp.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvcmp</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating Compare
VFCM BD / RV	<b>vfmax.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvfmax.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvfmax.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvfmax</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>vfmin.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvfmin.lo</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvfmin.up</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]  <b>pvfmin</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating Compare and Select Maximum/Minimum
VFMAD E2 / RV	<b>vfmaddf</b> {vx   vix}, { { {vy   vix}, {vz   vix} }   { {sy   I}, {vz   vix} }   { {vy   vix}, {sy   I} } }, {vw   vix} [, vm]  <b>pvmad.lo</b> {vx   vix}, { { {vy   vix}, {vz   vix} }   { {sy   I}, {vz   vix} }   { {vy   vix}, {sy   I} } }, {vw   vix} [, vm]  <b>pvmad.up</b> {vx   vix}, { { {vy   vix}, {vz   vix} }   { {sy   I}, {vz   vix} }   { {vy   vix}, {sy   I} } }, {vw   vix} [, vm]  <b>pvmad</b> {vx   vix}, { { {vy   vix}, {vz   vix} }   { {sy   I}, {vz   vix} }   { {vy   vix}, {sy   I} } }, {vw   vix} [, vm]	Vector Floating Fused Multiply Add

VFMSB	<b>vfmbsb.df</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	Vector Floating
F2 / RV	<b>pvfmsb.lo</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	Fused Multiply Subtract
	<b>pvfmsb.up</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	
	<b>pvfmsb</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	
VFNMDA	<b>vfnmad.df</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	Vector Floating
E3 / RV	<b>pvnad.lo</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	Fused Negative Multiply Add
	<b>pvnad.up</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	
	<b>pvnad</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	
VFNMSB	<b>vfnmsb.df</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	Vector Floating
F3 / RV	<b>pvnmsb.lo</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	Fused Negative Multiply Subtract
	<b>pvnmsb.up</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	
	<b>pvnmsb</b> {vx   vix}, { { vy   vix}, {vz   vix} }   { { sy   I}, {vz   vix} }   { { vy   vix}, {sy   I} }, {vw   vix} [, vm]	

	<b>pvnmsb</b> { %vx   %vix }, { { { %vy   %vix }, { %vz   %vix } }   { { %sy   I }, { %vz   %vix } }   { { %vy   %vix }, { %sy   I } } }, { %vw   %vix } [, %vm]	
VRCP	<b>vrcp.df</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Floating
E1 / RV	<b>pvrccp.lo</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvrccp.up</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvrccp</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Reciprocal
VRSQRT	<b>vrsqrt.df[.nex]</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Floating
F1 / RV	<b>pvrssqrt.lo[.nex]</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvrssqrt.up[.nex]</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvrssqrt[.nex]</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Reciprocal Square Root
VFIX	<b>vcvt.w.df[.ex][.rd]</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Convert to Fixed Point
E8 / RV	<b>pvcvt.w.s.lo[.rd]</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvcvt.w.s.up[.rd]</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvcvt.w.s[.rd]</b> { %vx   %vix }, { %vy   %vix } [, %vm]	
VFIXX	<b>vcvt.l.d[.rd]</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Convert to Fixed Point
A8 / RV		
VFLT	<b>vcvt.df.w</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Convert to Floating Point
F8 / RV	<b>pvcvt.s.w.lo</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvcvt.s.w.up</b> { %vx   %vix }, { %vy   %vix } [, %vm] <b>pvcvt.s.w</b> { %vx   %vix }, { %vy   %vix } [, %vm]	
VFLTX	<b>vcvt.d.l</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Convert to Floating Point
B8 / RV		
VCVD	<b>vcvt.d.s</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Convert to Single-Format
8F / RV		
VCVS	<b>vcvt.s.d</b> { %vx   %vix }, { %vy   %vix } [, %vm]	Vector Convert to Double-Format
9F / RV		

### 3.3.2.12 Vector Mask Arithmetic Instructions

Instruction	Assembler Mnemonic Syntax	Description
VMRG	<code>vmrg {%vx   %vix}, {%vy   %vix   %sy   I},</code>	Vector Merge
D6 / RV	<code>{%vz   %vix} [, %vm]</code>	
	<code>vmrg.l {&lt;list&gt;}, {&lt;list&gt;} [, %vm]</code>	
	<code>vmrg.w {&lt;list&gt;}, {&lt;list&gt;} [, %vm]</code>	
VSHF	<code>vshf {&lt;list&gt;}, {&lt;list&gt;}, {&lt;list&gt;}</code>	Vector Shuffle
BC / RV	<code>  %vix}, {&lt;list&gt;}</code>	$N = 0 - 15$
VCP	<code>vcp {&lt;list&gt;}, {&lt;list&gt;}[, %vm]</code>	Vector Compress
8D / RV		
VEX	<code>vex {&lt;list&gt;}, {&lt;list&gt;}[, %vm]</code>	Vector Expand
9D / RV		
VFMK	<code>vfmk.l.cf %vmx, {&lt;list&gt;} [, %vm]</code>	Vector Form Mask
B4 / RV		If <i>cf</i> is "af" or "at", %vz can be omitted.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
VFMS	<code>vfmk.w.cf %vmx, {&lt;list&gt;} [, %vm]</code>	Vector Form Mask
B5 / RV	<code>pvfmk.w.lo.cf %vmx, {&lt;list&gt;} [, %vm]</code>	Single
	<code>pvfmk.w.up.cf %vmx, {&lt;list&gt;} [, %vm]</code>	If <i>cf</i> is "af" or "at", %vz can be omitted.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
VFMF	<code>vfmk.df.cf %vmx, {&lt;list&gt;} [, %vm]</code>	Vector Form Mask
B6 / RV	<code>pvfmk.s.lo.cf %vmx, {&lt;list&gt;} [, %vm]</code>	Floating Point
	<code>pvfmk.s.up.cf %vmx, {&lt;list&gt;} [, %vm]</code>	If <i>cf</i> is "af" or "at", %vz can be omitted.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.

### 3.3.2.13 Vector Recursive Relation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VSUMS	<code>vsum.w[.ex] {&lt;list&gt;}, {&lt;list&gt;} [, %vm]</code>	Vector Sum Single
EA / RV		

VSUMX	<b>vsum.l</b> {vx   vix}, {vy   vix} [, vm]	Vector Sum
AA / RV		
VFSUM	<b>vfsum.df</b> {vx   vix}, {vy   vix} [, vm]	Vector Floating Sum
EC / RV		
VMAXS	<b>vrmaxs.w.pos[.ex]</b> {vx   vix}, {vy   vix} [, vm]	Vector Maximum/Minimum
BB / RV	<b>vrmins.w.pos[.ex]</b> {vx   vix}, {vy   vix} [, vm]	Single
VMAXX	<b>vrmaxs.l.pos</b> {vx   vix}, {vy   vix} [, vm]	Vector Maximum/Minimum
AB / RV	<b>vrmins.l.pos</b> {vx   vix}, {vy   vix} [, vm]	
VFMAX	<b>vfrmax.df.pos</b> {vx   vix}, {vy   vix} [, vm]	Vector Floating Maximum/Minimum
AD / RV	<b>vfrmin.df.pos</b> {vx   vix}, {vy   vix} [, vm]	
VRAND	<b>vrand</b> {vx   vix}, {vy   vix} [, vm]	Vector Reduction AND
88 / RV		
VROR	<b>vror</b> {vx   vix}, {vy   vix} [, vm]	Vector Reduction OR
98 / RV		
VRXOR	<b>vrxor</b> {vx   vix}, {vy   vix} [, vm]	Vector Reduction Exclusive OR
89 / RV		
VFIA	<b>vbia.df</b> {vx   vix}, {vy   vix}, {sy   I}	Vector Floating Iteration Add
CE / RV		
VFIS	<b>vbis.df</b> {vx   vix}, {vy   vix}, {sy   I}	Vector Floating Iteration Subtract
DE / RV		
VFIM	<b>vbitm.df</b> {vx   vix}, {vy   vix}, {sy   I}	Vector Floating Iteration Multiply
CF / RV		
VFIAM	<b>vbiams.df</b> {vx   vix}, {vy   vix}, {vz   vix}, {sy   I}	Vector Floating Iteration Add and Multiply
EE / RV		
VFISM	<b>vbitms.df</b> {vx   vix}, {vy   vix}, {vz   vix}, {sy   I}	Vector Floating Iteration Subtract and Multiply
FE / RV		
VFIMA	<b>vbitma.df</b> {vx   vix}, {vy   vix}, {vz   vix}, {sy   I}	Vector Floating Iteration Multiply and Add
EF / RV		

VFIMS FF / RV	<b>vfims</b> .df {vx   vix}, {vy   vix}, {vz   vix}, {sy   I}	Vector Floating Iteration Multiply and Subtract
------------------	---	---

### 3.3.2.14 Vector Gatering/Scattering Instructions

Instruction	Assembler Mnemonic Syntax	Description
VGT A1 / RVM	<b>vgt</b> [.nc] {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Gather
VGTU A2 / RVM	<b>vgtu</b> [.nc] {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Gather Upper
VGTL A3 / RVM	<b>vgtl</b> [.ex][.nc] {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Gather Lower
VSC B1 / RVM	<b>vsc</b> [.nc][.ot] {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Scatter
VSCU B2 / RVM	<b>vscu</b> [.nc][.ot] {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Scatter Upper
VSCL B3 / RVM	<b>vscl</b> [.nc][.ot] {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Scatter Lower

### 3.3.2.15 Vector Mask Register Instructions

Instruction	Assembler Mnemonic Syntax	Description
ANDM 84 / RV	<b>andm</b> %vmx, %vmy, %vmz	AND VM
ORM 85 / RV	<b>orm</b> %vmx, %vmy, %vmz	OR VM
XORM 86 / RV	<b>xorm</b> %vmx, %vmy, %vmz	Exclusive OR VM
EQVM 87 / RV	<b>eqvm</b> %vmx, %vmy, %vmz	Equivalence VM
NNDM 94 / RV	<b>nndm</b> %vmx, %vmy, %vmz	Negate AND VM
NEGM 95 / RV	<b>negm</b> %vmx, %vmy	Negate VM
PCVM A4 / RV	<b>pcvm</b> %sx, %vmy	Population Count of VM

LZVM	<b>lzvm</b> %sx, %vmy	Leading Zero of VM
A5 / RV		
TOVM	<b>tovm</b> %sx, %vmy	Trailing One of VM
A6 / RV		

### 3.3.2.16 Vector Control Instructions

Instruction	Assembler Mnemonic Syntax	Description
LVL	<b>lvl</b> {sy   I}	Load VL
BF / RR		
SVL	<b>svl</b> %sx	Save VL
2F / RR		
SMVL	<b>smvl</b> %sx	Save Maximum Vector Length
2E / RR		
LVIX	<b>lvix</b> {sy   N}	Load Vector Data Index
AF / RR		
		N = 0 - 63

### 3.3.2.17 Control Instructions

Instruction	Assembler Mnemonic Syntax	Description
SIC	<b>sic</b> %sx	Save Instruction Counter
28 / RR		
LPM	<b>lpm</b> %sy	Load Program Mode Flags
3A / RR		
SPM	<b>spm</b> %sx	Save Program Mode Flags
2A / RR		
LFR	<b>lfr</b> {sy   N}	Load Flag Register
69 / RR		N = 0 - 63
SFR	<b>sfr</b> %sx	Safe Flag Register
29 / RR		
SMIR	<b>smir</b> %sx, I	Save Miscellaneous Register
22 / RR	<b>smir</b> %sx, %usrcc <b>smir</b> %sx, %psw <b>smir</b> %sx, %sar <b>smir</b> %sx, %pmmr <b>smir</b> %sx, %pmcrMM <b>smir</b> %sx, %pmcNN	I = 0 - 2, 7 - 11, 16 - 30 MM = 0 - 3 NN = 0 - 14

NOP	<b>nop</b>	No Operation
79 / RR		
MONC	<b>monc [N, N, N]</b>	Monitor Call
3F / RR	<b>monc.hdb [N, N, N]</b>	2nd and 3rd operand : N = 0 - 255
LCR	<b>lcr %sx, {sy I}, {sz Z}</b>	Load
40 / RR		Communication Register
SCR	<b>scr %sx, {sy I}, {sz Z}</b>	Store
50 / RR		Communication Register
TSCR	<b>tscr %sx, {sy I}, {sz Z}</b>	Test and Set
41 / RR		Communication Register
FIDCR	<b>fidcr %sx, {sy I}, I</b>	Fetch and Increment/Decrement CR
51 / RR		3rd operand : N = 0 - 7
TS1AM	<b>ts1am.l %sx, {sz   AS}, {sy N}</b>	Test and Set 1 AM
42 / RRM	<b>ts1am.w %sx, {sz   AS}, {sy N}</b>	
TS2AM	<b>ts2am %sx, {sz   AS}, {sy N}</b>	Test and Set 2 AM
43 / RRM		
TS3AM	<b>ts3am %sx, {sz   AS}, {sy N}</b>	Test and Set 3 AM
52 / RRM		N = 0 or 1
ATMAM	<b>atmam %sx, {sz   AS}, {sy N}</b>	Atomic AM
53 / RRM		N = 0 - 2
CAS	<b>cas.l %sx, {sz   AS}, {sy I}</b>	Compare and Swap
62 / RRM	<b>cas.w %sx, {sz   AS}, {sy I}</b>	
FENCE	<b>fencei</b>	Fence
20 / RR	<b>fencem I</b>	fencem : I = 1 - 3
	<b>fencec I</b>	Fencec : I = 1 - 7
SVOB	<b>svob</b>	Set Vector Out-of-order memory access Boundary
30 / RR		

---

BSWP	<b>bswp</b> %sx, { %sz   M }, I	Byte Swap
2B / RR		I = 0 or 1

---

### 3.3.2.18 Host Memory Access Instructions

---

Instruction	Assembler Mnemonic Syntax	Description
LHM	<b>lhm.b</b> %sx, HM	Load Host Memory
21 / RRM	<b>lhm.h</b> %sx, HM <b>lhm.w</b> %sx, HM <b>lhm.l</b> %sx, HM	
SHM	<b>shm.b</b> %sx, HM	Store Host Memory
31 / RRM	<b>shm.h</b> %sx, HM <b>shm.w</b> %sx, HM <b>shm.l</b> %sx, HM	

---

## Appendix A History

### A.1 History table

Nov. 2018	Rev. 1	Create a new entry
Apr. 2018	Rev.1.1	Revise
Dec. 2018	Rev.1.2	Revise
Sep. 2019	Rev.1.3	Revise

### A.2 Change notes

The following changes are done in this edition.

- The tables in 3.3.2 have been changed to subsections (subsections 3.3.2.X have been added).