

SX-Aurora TSUBASA

Vector Engine Assembly Language Reference Manual

Proprietary Notice

The information disclosed in this document is the property of NEC Corporation (NEC) and/or its licensors. NEC and/or its licensors, as appropriate, reserve all patent, copyright, and other proprietary rights to this document, including all design, manufacturing, reproduction, use and sales rights thereto, except to the extent said rights are expressly granted to others.

Related Documents

- SX-Aurora TSUBASA Architecture Manual

Remarks

All product, brand, or trade names in this publication are the trademarks or registered trademarks of their respective owners.

(C) NEC Corporation 2018,2019,2020,2021,2022,2023

Contents

Chapter1 Assembler Operation	1
1.1 Command-line Syntax	1
Chapter2 Assembler Options	2
2.1 Options	2
Chapter3 Pseudo-Instructions	3
3.1 Section definition pseudo-instructions	3
3.1.1 .section	3
3.1.2 .text	3
3.1.3 .data	3
3.1.4 .bss	3
3.2 Data Definition Pseudo-Instructions	3
3.2.1 .2byte, .4byte, 8byte	3
3.2.2 .byte	3
3.2.3 .short	4
3.2.4 .word	4
3.2.5 .int	4
3.2.6 .long	4
3.2.7 .quad	5
3.2.8 .llong	5
3.3 Miscellaneous Pseudo-Instructions	5
3.3.1 .file	5
3.3.2 .ident	5
3.3.3 .arch	5
3.3.4 .abi	6
3.3.5 .fp16_type	6
Chapter4 Assembler Syntax	7
4.1 Statement Syntax	7
4.2 Operand Description Format	7
4.2.1 Register Notations	7
4.2.2 Effective Address Notations	8
4.2.3 Immediate value Notations	9

4.2.4	Prefix Notations	10
4.2.5	Suffix Notations	10
4.3	Instruction Mnemonics	10
4.3.1	List of Notations	10
4.3.2	Instruction Set	13
Appendix A	History	37
A.1	History table	37
A.2	Change notes.....	37

List of tables

Table 3-1 Register Notations 7

Table 3-2 Register Aliases..... 7

Table 3-3 Immediate Value Notations..... 9

Table 3-4 Prefix Notations 10

Table 3-5 Suffix Notations 10

Table 3-6 List of Notations (operands)..... 10

Table 3-7 List of Notation (Mnemonic suffix) 11

Table 3-8 List of notation (Description)..... 12

Chapter1 Assembler Operation

This chapter describes Vector Engine assembler command-line syntax.

1.1 Command-line Syntax

nas [options] file ...

Chapter2 Assembler Options

This chapter describes Vector Engine assembler options which are supported by Vector Engine. The other options are the same as the GNU assembler options.

2.1 Options

-march=*arch*

This option specifies the target architecture. The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target architecture. The following architecture names are recognized: 've1'(default), 've3'.

When specifying two or more the same option, the last option becomes effective.

-mabi=*ver*

This option specifies which ABI version the produced object files should conform to. The following values are recognized: '1'(default), '2'. '2' available only on ve3 or later.

When specifying two or more the same option, the last option becomes effective.

-mfp16-type=*type*

This option specifies type of the half-precision floating-point to set for the produced object file. The following values are recognized: 'none'(default), 'ieee'(binary16), 'bfloat'(bfloat16). 'ieee' and 'bfloat' available only on ve3 or later. When specifying two or more the same option, the last option becomes effective.

Chapter3 Pseudo-Instructions

This chapter describes Vector Engine assembler pseudo-instructions which are supported by Vector Engine.

3.1 Section definition pseudo-instructions

3.1.1 .section

Format:

```
.section name[, "flags"[, @type[, flag_specific_arguments]]]
```

3.1.2 .text

Format:

```
.text [subsection]
```

3.1.3 .data

Format:

```
.data [subsection]
```

3.1.4 .bss

Format:

```
.bss [subsection]
```

3.2 Data Definition Pseudo-Instructions

3.2.1 .2byte, .4byte, 8byte

Format:

```
.2byte EXPRESSIONS
```

```
.4byte EXPRESSIONS
```

```
.8byte EXPRESSIONS
```

Description:

These directives write unaligned 2, 4 or 8 byte values to the output section.

3.2.2 .byte

Format:

```
.byte EXPRESSIONS
```

Description:

.byte expects zero or more expressions, separated by commas. Each expression is assembled into the next byte.

3.2.3 .short

Format:

.short EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 16 bits (2 bytes).

3.2.4 .word

Format:

.word EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

3.2.5 .int

Format:

.int EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

3.2.6 .long

Format:

.long EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

3.2.7 .quad

Format:

.quad EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

3.2.8 .llong

Format:

.llong EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

3.3 Miscellaneous Pseudo-Instructions

3.3.1 .file

Format:

.file "*string*"

3.3.2 .ident

Format:

.ident "*string*"

Description:

string is emitted to the ".comment" section.

3.3.3 .arch

Format:

.arch *arch*

Description:

This pseudo-instruction specifies the target architecture. Valid values for *arch* are the same as for the -march option. When specifying both the option and the pseudo-instruction, the pseudo-instruction becomes effective. When specifying two or more

the same pseudo-instruction, the last pseudo-instruction becomes effective.

3.3.4 .abi

Format:

.abi *ver*

Description:

This pseudo-instruction specifies which ABI version the produced object files should conform to. Valid values for *ver* are the same as for the `-mabi` option. When specifying both the option and the pseudo-instruction, the pseudo-instruction becomes effective. When specifying two or more the same pseudo-instruction, the last pseudo-instruction becomes effective.

3.3.5 .fp16_type

Format:

.fp16_type *type*

Description:

This option specifies type of the half-precision floating-point to set for the produced object file. Valid values for *type* are the same as for the `-mfp16-type` option. When specifying both the option and the pseudo-instruction, the pseudo-instruction becomes effective. When specifying two or more the same pseudo-instruction, the last pseudo-instruction becomes effective.

Chapter4 Assembler Syntax

4.1 Statement Syntax

A statement of the Vector Engine assembly language is represented as the following format.

```
[label] <instruction> [<operand>[, <operand> ...]]
```

4.2 Operand Description Format

The register, immediate values, and effective address can only be described in the operand.

4.2.1 Register Notations

Table 3-1 shows the register notations used in the Vector Engine assembly language. See also Chapter 3 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-1 Register Notations

Register	Syntax
Scalar register	% <i>sn</i> (n=0 ? 63)
Vector register	% <i>vn</i> (n=0 ? 63)
Vector mask register	% <i>vmn</i> (n=0 ? 15)
Vector index register	% <i>vix</i>

Table 3-2 Register Aliases

Alias (actual register/immediate)	Syntax
Stack pointer (%s11)	%sp
Frame pointer (%s9)	%fp
Stack limit (%s8)	%sl
Link register (%s10)	%lr
Thread pointer (%s14)	%tp
Outer register(%s12)	%outer
Info area register(%s17)	%info
Global offset table register(%s15)	%got
Procedure linkage table register(%s16)	%plt
User clock counter (0)	%usrcc
Program status word (1)	%psw
Store address register (2)	%sar
Performance monitor mode register (7)	%pmmr

Performance monitor configuration register (8-11)	%pmcrm (m=0-3)
Performance monitor counter (16-30)	%pmcn (n=0-14)

4.2.2 Effective Address Notations

ASX are address syllable for RM and CF formats. The following are address syllable formats. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

- (1) **disp**
- (2) **disp** (*, base*)
- (3) **disp** (*index*)
- (4) **disp** (*index, base*)
- (5) (*, base*)
- (6) (*index*)
- (7) (*index, base*)

base specifies a scalar register; *index* specifies a scalar register or immediate data in the range of -64 to 63; and **disp** specifies a label name or absolute value.

AS format is the same as ASX but it can not accept *index*. Therefore, the following are acceptable.

- (1) **disp**
- (2) **disp**(*,base*)
- (3) (*,base*)

When it is RRM format, a comma is omitted as follows.

- (1) **disp**
- (2) **disp**(*base*)
- (3) (*base*)

HM is address syllable for RRM format. The following are address syllable formats.

- (1) *base*
- (2) (*base*)
- (3) **disp**(*base*)

base specifies a scalar register and **disp** specifies an immediate value.

4.2.3 Immediate value Notations

Table 3-3 shows immediate value notations. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-3 Immediate Value Notations

Manual Description	Syntax	Meaning
I	Expression including only integer constants D (octal, decimal or hexadecimal constants)	Immediate value to be set in Ry of RR-type instruction. The lower 7 bits of the integer constant specified by the expression are set.
N	Expression including only integer constants (octal, decimal or hexadecimal constants)	
M	(m)0 or (m)1 M: Integer in the range 0-63	When (m)0 is specified, 64-bit immediate value having m zeros from left and (64-m) ones. When (m)1 is specified, 64-bit immediate value having m ones from left and (64-m) zeros.
Z		Immediate 0 (zero) value if whatever immediate value is specified
D	Expression including only a label name or integer constants (octal, decimal or hexadecimal constants).	A label name or absolute value to be set in D field of RM-type instruction.

4.2.4 Prefix Notations

Table 3-4 Prefix Notations

Prefix	Meaning
%hi (<i>label</i>)	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
%lo (<i>label</i>)	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value

Note It'll be expected to eliminate this Pseudo-Instruction from now on.

4.2.5 Suffix Notations

Table 3-5 Suffix Notations

Suffix	Meaning
<i>label</i> @hi	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
<i>label</i> @lo	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value
<i>label</i> @pc_hi	Get upper 32-bit of the relative address to ' <i>label</i> '
<i>label</i> @pc_lo	Get lower 32-bit of the relative address to ' <i>label</i> '
<i>label</i> @got_hi	Get upper 32-bit of the address of GOT entry of ' <i>label</i> '
<i>label</i> @got_lo	Get lower 32-bit of the address of GOT entry of ' <i>label</i> '
<i>label</i> @gotoff_hi	Get upper 32-bit of the relative address from GOT to ' <i>label</i> '
<i>label</i> @gotoff_lo	Get lower 32-bit of the relative address from GOT to ' <i>label</i> '
<i>label</i> @plt_hi	Get upper 32-bit of the address of PLT entry of ' <i>label</i> '
<i>label</i> @plt_lo	Get lower 32-bit of the address of PLT entry of ' <i>label</i> '

4.3 Instruction Mnemonics

This section describes the syntax of the instruction mnemonics.

4.3.1 List of Notations

Table 3-6 List notations used in the descriptions of the syntax of instruction mnemonics.

See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-6 List of Notations (operands)

Notation	Description
AS	Address syllable
ASX	Address syllable
HM	Address syllable for host memory
%sx, %sy, %sz	Scalar register
%vx, %vy, %vz	Vector register
%vm	Vector mask register

%vix	Vector index register
I	Immediate value (used for arithmetic operations) in the range from -64 to 63.
N	Immediate value (used for the number of shifts, element number, interelement distance, etc) in the range from 0 to 127.
M	(m)0 or (m)1 format is specified, m is an integer in the range from 0 to 63.
Z	Immediate value 0 (zero)
D	Expression including only a label name or integer constants Absolute value in the range from 0 to 4294967295.

Some instructions can change their function when their mnemonics are followed by suffixes as Table 3-7.

Table 3-7 List of Notation (Mnemonic suffix)

Suffix	Description
<i>df</i>	Data format l: 64 bit integer w: 32 bit integer d: 64 bit floating point s: 32 bit floating point h: 16 bit floating point (available only on ve3 or later)
<i>ex</i>	Extension sx: Sign extension zx or <i>NONE</i> : Zero extension
<i>bp</i>	Branch Prediction <i>NONE</i> : No branch prediction nt: Not taken t: Taken
<i>cf</i>	Condition Field af: Always false gt: Greater than lt: Less than ne: Not equal eq: Equal ge: Greater than or equal le: Less than or equal num: Is number nan: Is NaN (Not a number) gtnan: Greater than or NaN ltnan: Less than or NaN nenan: Not equal or NaN eqnan: Equal or NaN genan: Greater than equal or NaN

	lenan: Greater than equal or NaN
	at or <i>NONE</i> : Always true
<i>rd</i>	Rounding Mode
	<i>NONE</i> : According to PSW
	rz: Round toward Zero
	rp: Round toward Plus infinity
	rm: Round toward Minus infinity
	rn: Round to Nearest (ties to Even)
	ra: Round to Nearest (ties to Away)
<i>nc</i>	- ve1: Loaded data is likely to be released from the LLC. - ve3: Loaded data is not cached in the L3 cache.
<i>ot</i>	Overtake
<i>nex</i>	No Exception
<i>pos</i>	Position
	fst: First element
	lst: Last element
<i>cp</i>	upper/lower 32bits of Sy operand can be copied to the opposite 32bit. (available only on ve3 or later)
<i>async</i>	hardware returns a register value before the hardware synchronization. (available only on ve3 or later)

Table 3-8 List of notation (Description)

Operator	Description
M(A,B)	B-byte memory contents or location at the effective address given by the contents of A. B can be omitted, and in that case B is regarded as 1.
EA	Operation address, calculated by each fields of an instruction.
A[i:j]	Operation address, calculated by each fields of an instruction.
A ← B	from bit i to bit j of register A
Sx	Storing (moving) of the contents of B into A.
Sy	Immediate value or S register designated by x field of instruction word.
Sz	Immediate value or S register designated by y
mod(A, B)	Immediate value or S register designated by z
sxt(A, B)	The remainder of A divided by B
cond(A, B, C)	B-bit value is generated by expanding sign bit (Most significant bit) of A.
max(A, B)	The result of comparison B and C in A condition. C can be omitted and in this case C is handled as 0. Refer to the chapter 5 for system interpretation of comparison condition
min(A, B)	Maximum value of A and B.
	Minimum value of A and B.

4.3.2 Instruction Set

This section lists instruction code/format, assembler mnemonic syntax and description of the instruction mnemonics. See also Chapter 8 of SX-Aurora TSUBASA Architecture Manual for details.

4.3.2.1 Transferring Instructions

Instruction	Assembler Mnemonic Syntax	Description
LEA 06 / RM	lea %sx, ASX lea.s1 %sx, ASX	Load Effective Address
LDS 01 / RM	ld %sx, ASX	Load S
LDU 02 / RM	ldu %sx, ASX	Load S Upper
LDL 03 / RM	ldl [.ex] %sx, ASX	Load S Lower
LD2B 04 / RM	ld2b [.ex] %sx, ASX	Load 2B
LD1B 05 / RM	ld1b [.ex] %sx, ASX	Load 1B
STS 11 / RM	st %sx, ASX	Store S
STU 12 / RM	stu %sx, ASX	Store S Upper
STL 13 / RM	stl %sx, ASX	Store S Lower
ST2B 14 / RM	st2b %sx, ASX	Store 2B
ST1B 15 / RM	st1b %sx, ASX	Store 1B
DLDS 09 / RM	dld %sx, ASX	Dismissable Load S
DLDU 0A / RM	dldu %sx, ASX	Dismissable Load Upper
DLDL 0B / RM	dldl [.ex] %sx, ASX	Dismissable Load Lower

PFCH 0C / RM	pfch ASX	Pre Fetch
CMOV 3B / RR	cmov.df[.cf] %sx, {%sz M}, {%sy I}	Conditional Move

4.3.2.2 Fixed-Point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
ADDI 07 / RM	addi %sx, {%sy I}, D	Add immediate Available only on ve3 or later.
ADD 48 / RR	addu.l %sx, {%sy I}, {%sz M} addu.w %sx, {%sy I}, {%sz M}	Add
ADS 4A / RR	adds.w[.ex] %sx, {%sy I}, {%sz M}	Add Single
ADX 59 / RR	adds.l %sx, {%sy I}, {%sz M}	Add
SUB 58 / RR	subu.l %sx, {%sy I}, {%sz M} subu.w %sx, {%sy I}, {%sz M}	Subtract
SBS 5A / RR	subs.w[.ex] %sx, {%sy I}, {%sz M}	Subtract Single
SBX 5B / RR	subs.l %sx, {%sy I}, {%sz M}	Subtract
MPY 49 / RR	mulu.l %sx, {%sy I}, {%sz M} mulu.w %sx, {%sy I}, {%sz M}	Multiply
MPS 4B / RR	muls.w[.ex] %sx, {%sy I}, {%sz M}	Multiply Single
MPX 6E / RR	muls.l %sx, {%sy I}, {%sz M}	Multiply
MPD 6B / RR	muls.l.w %sx, {%sy I}, {%sz M}	Multiply
DIV 6F / RR	divu.l %sx, {%sy I}, {%sz M} divu.w %sx, {%sy I}, {%sz M}	Divide
	modu.l %sx, {%sy I}, {%sz M} modu.w %sx, {%sy I}, {%sz M}	Modulo Available only on ve3 or later.
DVS	divs.w[.ex] %sx, {%sy I}, {%sz M}	Divide Single

7B / RR	mods.w[.ex] %sx, {%sy I}, {%sz M}	Modulo Single Available only on ve3 or later.
DVX	divs.l %sx, {%sy I}, {%sz M}	Divide
7F / RR	mods.l %sx, {%sy I}, {%sz M}	Modulo Available only on ve3 or later.
CMP	cmpu.l %sx, {%sy I}, {%sz M}	Compare
55 / RR	cmpu.w %sx, {%sy I}, {%sz M}	
CPS	cmps.w[.ex] %sx, {%sy I}, {%sz M}	Compare Single
7A / RR		
CPX	cmps.l %sx, {%sy I}, {%sz M}	Compare
6A / RR		
CMS	maxs.w[.ex] %sx, {%sy I}, {%sz M}	Compare and Select Maximum/Minimum Single
78 / RR	mins.w[.ex] %sx, {%sy I}, {%sz M}	
CMX	maxs.l %sx, {%sy I}, {%sz M}	Compare and Select Maximum/Minimum
68 / RR	mins.l %sx, {%sy I}, {%sz M}	

4.3.2.3 Logical Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
AND	and %sx, {%sy I}, {%sz M}	AND
44 / RR		
OR	or %sx, {%sy I}, {%sz M}	OR
45 / RR		
XOR	xor %sx, {%sy I}, {%sz M}	Exclusive OR
46 / RR		
EQV	eqv %sx, {%sy I}, {%sz M}	Equivalence
47 / RR		
NND	nnd %sx, {%sy I}, {%sz M}	Negate AND
54 / RR		
MRG	mrg %sx, {%sy I}, {%sz M}	Merge
56 / RR		
LDZ	ldz %sx, {%sz M}	Leading Zero Count
67 / RR		
PCNT	pcnt %sx, {%sz M}	Population Count

38 / RR		
BRV	brv %sx, {%sz M}	Bit Reverse
39 / RR		

4.3.2.4 Shift Instructions

Instruction	Assembler Mnemonic Syntax	Description
SLL 65 / RR	sll %sx, {%sz M}, {%sy N}	Shift Left Logical
SLD 64 / RR	sld %sx, {%sz M}, {%sy N}	Shift Left Double
SRL 75 / RR	srl %sx, {%sz M}, {%sy N}	Shift Right Logical
SRD 74 / RR	srd %sx, {%sz M}, {%sy N}	Shift Right Double
SLA 66 / RR	sla.w[.ex] %sx, {%sz M}, {%sy N}	Shift Left Arithmetic
SLAX 57 / RR	sla.1 %sx, {%sz M}, {%sy N}	Shift Left Arithmetic
SRA 76 / RR	sra.w[.ex] %sx, {%sz M}, {%sy N}	Shift Right Arithmetic
SRAX 77 / RR	sra.1 %sx, {%sz M}, {%sy N}	Shift Right Arithmetic

4.3.2.5 Floating-point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
FAD 4C / RR	fadd.d %sx, {%sy I}, {%sz M}	Floating Add
	fadd.s %sx, {%sy I}, {%sz M}	
FSB 5C / RR	fsub.d %sx, {%sy I}, {%sz M}	Floating Subtract
	fsub.s %sx, {%sy I}, {%sz M}	
FMP 4D / RR	fmul.d %sx, {%sy I}, {%sz M}	Floating Multiply
	fmul.s %sx, {%sy I}, {%sz M}	
FDV 5D / RR	fdiv.d %sx, {%sy I}, {%sz M}	Floating Divide
	fdiv.s %sx, {%sy I}, {%sz M}	
FCP 7E / RR	fcmp.d %sx, {%sy I}, {%sz M}	Floating Compare
	fcmp.s %sx, {%sy I}, {%sz M}	
FCM	fmax.d %sx, {%sy I}, {%sz M}	Floating Compare

3E / RR	fmax.s %sx, {%sy I}, {%sz M}	and Select
	fmin.d %sx, {%sy I}, {%sz M}	Maximum/Minimum
	fmin.s %sx, {%sy I}, {%sz M}	
FAQ	fadd.q %sx, {%sy I}, {%sz M}	Floating Add
6C / RW		Quadruple
FSQ	fsub.q %sx, {%sy I}, {%sz M}	Floating Subtract
7C / RW		Quadruple
FMQ	fmul.q %sx, {%sy I}, {%sz M}	Floating Multiply
6D / RW		Quadruple
FCQ	fcmp.q %sx, {%sy I}, {%sz M}	Floating Compare
7D / RW		Quadruple
FIX	cvt.w.d[.ex][.rd] %sx, {%sy I}	Convert to Fixed
4E / RR	cvt.w.s[.ex][.rd] %sx, {%sy I}	Point
FIXX	cvt.l.d[.rd] %sx, {%sy I}	Convert to Fixed
4F / RR		Point
FLT	cvt.d.w %sx, {%sy I}	Convert to Floating
5E / RR	cvt.s.w %sx, {%sy I}	Point
FLTX	cvt.d.l %sx, {%sy I}	Convert to Floating
5F / RR		Point
CVD	cvt.d.s %sx, {%sy I}	Convert to Double-
0F / RW	cvt.d.q %sx, {%sy I}	format
CVS	cvt.s.d %sx, {%sy I}	Convert to Single-
1F / RW	cvt.s.q %sx, {%sy I}	format
	cvt.s.h %sx, {%sy I}	cvt.s.h available only on ve3 or later.
CVQ	cvt.q.d %sx, {%sy I}	Convert to
2D / RW	cvt.q.s %sx, {%sy I}	Quadruple-format
CVH	cvt.h.s %sx, {%sy I}	Convert to IEEE
1E / RR		fp16-format
		Available only on ve3 or later.

4.3.2.6 Branch Instructions

Instruction	Assembler Mnemonic Syntax	Description
BC	b[cf].l[.bp] [{%sy I},] AS	Branch on Condition
19 / CF		If <i>cf</i> is "af" or "at", {%sy I} cannot

			be specified. If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCS 1B / CF	b [<i>cf</i>]. w [.bp] [{%sy I},] AS		Branch on Condition Single If <i>cf</i> is "af" or "at", {%sy I} cannot be specified. If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCF 1C / CF	b [<i>cf</i>]. d [.bp] [{%sy I},] AS b [<i>cf</i>]. s [.bp] [{%sy I},] AS		Branch on Condition Floating Point If <i>cf</i> is "af" or "at", {%sy I} cannot be specified. If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCR 18 / CF	br [<i>cf</i>]. l [.bp] {%sy I}, {%sz Z}, AS br [<i>cf</i>]. w [.bp] {%sy I}, {%sz Z}, AS br [<i>cf</i>]. d [.bp] {%sy I}, {%sz Z}, AS br [<i>cf</i>]. s [.bp] {%sy I}, {%sz Z}, AS		Branch on Condition Relative If <i>cf</i> is "af" or "at", both {%sy I} and {%sz Z} cannot be specified. If <i>cf</i> is "at", <i>cf</i> can be omitted. "AS" is disp only. If "disp" of "AS" is label and suffix is set in "disp" of "AS", suffix is ignored.
BSIC 08 / RM	bsic %sx, ASX		Branch and Save IC

4.3.2.7 Vector Transfer Instructions

Instruction	Assembler Mnemonic Syntax	Description
VLD 81 / RVM	vld [.nc] {%vx %vix}, {%sy I}, {%sz Z} vdld [.nc] {%vx %vix}, {%sy I}, {%sz Z}	Vector Load vdld available only on ve3 or later. vdld does not detect a missing page or missing

		space exception.
VLDU 82 / RVM	vldu[.nc] {%vx %vix}, {%sy I}, {%sz Z} vdldu[.nc] {%vx %vix}, {%sy I}, {%sz Z} pvldu[.nc] {%vx %vix}, {%sy I}, {%sz Z} pvdldu[.nc] {%vx %vix}, {%sy I}, {%sz Z}	Vector Load Upper vdldu, pvldu and pvdldu available only on ve3 or later. vdldu and pvdldu do not detect a missing page or missing space exception.
VLDL 83 / RVM	vldl[.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z} vdldl[.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z}	Vector Load Lower vdldl available only on ve3 or later. vdldl does not detect a missing page or missing space exception.
VLD2D C1 / RVM	vld2d[.nc] {%vx %vix}, {%sy I}, {%sz Z} vdld2d[.nc] {%vx %vix}, {%sy I}, {%sz Z}	Vector Load 2D vdld2d available only on ve3 or later. vdld2d does not detect a missing page or missing space exception.
VLDU2D C2 / RVM	vldu2d[.nc] {%vx %vix}, {%sy I}, {%sz Z} vdldu2d[.nc] {%vx %vix}, {%sy I}, {%sz Z}	Vector Load Upper 2D vdldu2d available only on ve3 or later. vdldu2d does not detect a missing page or missing space exception.
VLDL2D C3 / RVM	vldl2d[.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z} vdldl2d[.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z}	Vector Load Lower 2D vdldl2d available only on ve3 or later. vdldl2d does not detect a missing page or missing space exception.
VST	vst[.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Vector Store

91 / RVM		
VSTU	vstu [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Vector Store Upper
92 / RVM	pvstu [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	pvstu available only on ve3 or later.
VSTL	vstl [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Vector Store Lower
93 / RVM		
VST2B	vst2bl [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Vector store 2B
90 / RVM	vst2bu [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Available only on ve3 or later.
	pvst2bl [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	
	pvst2bu [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	
VST2D	vst2d [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Vector Store 2D
D1 / RVM		
VSTU2D	vstu2d [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Vector Store Upper 2D
D2 / RVM		
VSTL2D	vstl2d [.nc][.ot] {%vx %vix}, {%sy I}, {%sz Z} [, %vm]	Vector Store Lower 2D
D3 / RVM		
VLD2B	vld2bl [.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z}	Vector load 2B
80 / RVM	vld2bu [.nc] {%vx %vix}, {%sy I}, {%sz Z}	Available only on ve3 or later.
	pvld2bl [.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z}	vdld2bl, vdld2bu, pvldld2bl and pvldld2bu do not detect a missing page or missing space exception.
	pvld2bu [.nc] {%vx %vix}, {%sy I}, {%sz Z}	
	vdld2bl [.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z}	
	vdld2bu [.nc] {%vx %vix}, {%sy I}, {%sz Z}	
	pvdld2bl [.ex][.nc] {%vx %vix}, {%sy I}, {%sz Z}	
	pvdld2bu [.nc] {%vx %vix}, {%sy I}, {%sz Z}	
PFCHV	pfchv [.nc] {%sy I}, {%sz Z}	Pre Fetch Vector
80 / RVM		
LSV	lsv {%vx %vix}({%sy N}), {%sz M}	Load S to V
8E / RR		

LVS 9E / RR	lvs %sx, {%vx %vix}({%sy N})	Load V to S
LVM B7 / RR	lvm %vmx, {%sy N}, {%sz M}	Load VM N = 0 - 3
SVM A7 / RR	svm %sx, %vmz, {%sy N}	Save VM N = 0 - 3
VBRD 8C / RV	vbrd [.cp] {%vx %vix}, {%sy I} [, %vm] vbrdl [.cp] {%vx %vix}, {%sy I} [, %vm] vbrdu [.cp] {%vx %vix}, {%sy I} [, %vm] pvbrd [.cp] {%vx %vix}, {%sy I} [, %vm]	Vector Broadcast cp available only on ve3 or later.
VMV 9C / RV	vmv {%vx %vix}, {%sy N}, {%vz %vix} [, %vm]	Vector Move
VEST F9 / RV	vestl.w {%vx %vix}, {%vy %vix}, {%vz %vix} [, %vm] vestl.l {%vx %vix}, {%vy %vix}, {%vz %vix} [, %vm] vestr.w {%vx %vix}, {%vy %vix}, {%vz %vix} [, %vm] vestr.l {%vx %vix}, {%vy %vix}, {%vz %vix} [, %vm]	Vector element- wise shift 8B/4B Available only on ve3 or later.

4.3.2.8 Vector Fixed-Point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VADD C8 / RV	vaddu.df [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvaddu.lo [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvaddu.up [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvaddu [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Add cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VADS CA / RV	vadds.w [.ex] [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvadds.lo [.ex] [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvadds.up [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvadds [.cp] {%vx %vix}, {%vy %vix %sy	Vector Add Single cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.

	I}, {%vz %vix} [, %vm]	
VADX 8B / RV	vadds.l {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Add
VSUB D8 / RV	vsubu.df[.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvsubu.lo[.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvsubu.up[.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvsubu[.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Subtract <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VSBS DA / RV	vsubs.w[.ex][.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvsubs.lo[.ex][.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvsubs.up[.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvsubs[.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Subtract Single <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VSBX 9B / RV	vsubs.l {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Subtract
VMPY C9 / RV	vmulu.df {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Multiply
VMPS CB / RV	vmuls.w[.ex] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Multiply Single
VMPX DB / RV	vmuls.l {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Multiply
VMPD D9 / RV	vmuls.l.w {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Multiply
VDIV E9 / RV	vdivu.df {%vx %vix}, {%vy %vix %sy I}, {%vz %vix %sy I} [, %vm] vmodu.df {%vx %vix}, {%vy %vix %sy I}, {%vz %vix %sy I} [, %vm]	Vector Divide <i>vmodu</i> available only on ve3 or later.
VDVS EB / RV	vdivs.w[.ex] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix %sy I} [, %vm] vmods.w[.ex] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix %sy I} [, %vm]	Vector Divide Single <i>vmods.w</i> available only on ve3 or later.
VDVX FB / RV	vdivs.l {%vx %vix}, {%vy %vix %sy I}, {%vz %vix %sy I} [, %vm] vmods.l {%vx %vix}, {%vy %vix %sy I},	Vector Divide <i>vmods.l</i> available

	<code>{%vz %vix %sy I} [, %vm]</code>	only on ve3 or later.
VCMP B9 / RV	<code>vcmpu.df[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvcmpu.lo[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvcmpu.up[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvcmpu[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code>	Vector Compare <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VCPS FA / RV	<code>vcmps.w[.ex][.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvcmps.lo[.ex][.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvcmps.up[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvcmps[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code>	Vector Compare Single <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VCPX BA / RV	<code>vcmps.l</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code>	Vector Compare
VCMS 8A / RV	<code>vmaxs.w[.ex][.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvmaxs.lo[.ex][.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvmaxs.up[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvmaxs[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>vmins.w[.ex][.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvmins.lo[.ex][.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvmins.up[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>pvmins[.cp]</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code>	Vector Compare and Select Maximum/Minimum Single <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VCMX 9A / RV	<code>vmaxs.l</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code> <code>vmins.l</code> <code>{%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]</code>	Vector Compare and Select Maximum/Minimum

4.3.2.9 Vector Logical Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VAND C4 / RV	vand [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvand.lo [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvand.up [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvand [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm]	Vector AND <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or M, <i>cp</i> is available.
VOR C5 / RV	vor [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvor.lo [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvor.up [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvor [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm]	Vector OR <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or M, <i>cp</i> is available.
VXOR C6 / RV	vxor [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvxor.lo [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvxor.up [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pvxor [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm]	Vector Exclusive OR <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or M, <i>cp</i> is available.
VEQV C7 / RV	veqv [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pveqv.lo [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pveqv.up [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm] pveqv [.cp] {%vx %vix}, {%vy %vix %sy M}, {%vz %vix} [, %vm]	Vector Equivalence <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or M, <i>cp</i> is available.
VLDZ E7 / RV	vldz {%vx %vix}, {%vz %vix} [, %vm] pvldz.lo {%vx %vix}, {%vz %vix} [, %vm] pvldz.up {%vx %vix}, {%vz %vix} [, %vm] pvldz {%vx %vix}, {%vz %vix} [, %vm]	Vector Leading Zero Count
VPCNT AC / RV	vpcnt {%vx %vix}, {%vz %vix} [, %vm] pvpcnt.lo {%vx %vix}, {%vz %vix} [, %vm]	Vector Population Count

	pvpcnt.up {%vx %vix}, {%vz %vix} [, %vm]	
	pvpcnt {%vx %vix}, {%vz %vix} [, %vm]	
VBRV	vbrv {%vx %vix}, {%vz %vix} [, %vm]	Vector Bit Reverse
F7 / RV	pvbrv.lo {%vx %vix}, {%vz %vix} [, %vm]	
	pvbrv.up {%vx %vix}, {%vz %vix} [, %vm]	
	pvbrv {%vx %vix}, {%vz %vix} [, %vm]	
VSEQ	vseq {%vx %vix} [, %vm]	Vector Sequential
99 / RV	pvseq.lo {%vx %vix} [, %vm]	Number
	pvseq.up {%vx %vix} [, %vm]	
	pvseq {%vx %vix} [, %vm]	

4.3.2.10 Vector Shift Instructions

Instruction	Assembler Mnemonic Syntax	Description
VSLL	vsll[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	Vector Shift Left Logical
E5 / RV	pvsl1.lo[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	<i>cp</i> available only on ve3 or later.
	pvsl1.up[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	If 3rd operand is %sy or N, <i>cp</i> is available.
	pvsl1[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	
VSLD	vsld {%vx %vix}, ({%vy %vix}, {%vz %vix}), {%sy N} [, %vm]	Vector Shift Left Double
V SRL	vsrl[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	Vector Shift Right Logical
F5 / RV	pvsl1.lo[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	<i>cp</i> available only on ve3 or later.
	pvsl1.up[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	If 3rd operand is %sy or N, <i>cp</i> is available.
	pvsl1[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	
VSRD	vsrd {%vx %vix}, ({%vy %vix}, {%vz %vix}), {%sy N} [, %vm]	Vector Shift Right Double
F4 / RV		
VSLA	vs1a.w[.ex][.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	Vector Shift Left Arithmetic
E6 / RV	pvsl1a.lo[.ex][.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	<i>cp</i> available only on ve3 or later.
	pvsl1a.up[.cp] {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	If 3rd operand is %sy or N, <i>cp</i> is available.

	pvs1a <i>.[cp]</i> {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	available.
VSLAX D4 / RV	vs1a.1 {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	Vector Shift Left Arithmetic
VSRA F6 / RV	vsra.w <i>.[ex]</i> <i>.[cp]</i> {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm] pvsra.lo <i>.[ex]</i> <i>.[cp]</i> {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm] pvsra.up <i>.[cp]</i> {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm] pvsra <i>.[cp]</i> {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	Vector Shift Right Arithmetic <i>cp</i> available only on ve3 or later. If 3rd operand is %sy or N, <i>cp</i> is available.
VSRA D5 / RV	vsra.1 {%vx %vix}, {%vz %vix}, {%vy %vix %sy N} [, %vm]	Vector Shift Right Arithmetic
VSFA D7 / RV	vsfa {%vx %vix}, {%vz %vix}, {%sy N}, {%sz M} [, %vm]	Vector Shift Left and Add

4.3.2.11 Vector Floating-Point Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VFAD CC / RV	vfadd.df <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfadd.lo <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfadd.up <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfadd <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Floating Add <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VFSB DC / RV	vfsb.df <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfsub.lo <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfsub.up <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfsub <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Floating Subtract <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VFMP CD / RV	vfmul.df <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvmul.lo <i>.[cp]</i> {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvmul.up <i>.[cp]</i> {%vx %vix}, {%vy %vix	Vector Floating Multiply <i>cp</i> available only on ve3 or later. If 2nd operand

	%sy I}, {%vz %vix} [, %vm]	is %sy or I, <i>cp</i> is available.
	pvfmul [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	
VFDV DD / RV	vfddiv .df {%vx %vix}, {%vy %vix %sy I}, {%vz %vix %sy I} [, %vm]	Vector Floating Divide
VFSQRT ED / RV	vfsqrt .df {%vx %vix}, {%vy %vix} [, %vm]	Vector Floating Square Root
VFCP FC / RV	vfcmp .df [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfcmp.lo [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfcmp.up [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfcmp [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Floating Compare <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VFCM BD / RV	vfmax .df [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmax.lo [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmax.up [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmax [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] vfmin .df [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmin.lo [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmin.up [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmin [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Floating Compare and Select Maximum/Minimum <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VFMAD E2 / RV	vfmad .df {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] pvfmad.lo {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] pvfmad.up {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] pvfmad {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] vfmad .df {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm]	Vector Floating Fused Multiply Add Calculate as follows (%vix, I and %vm omitted) • 2nd operand is %vy, 3rd operand is %vz $\%vx = \%vz * \%vw + \%vy$

	pvfmad.lo {<i>vx</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmad.up {<i>vx</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmad {<i>vx</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] vfmad.df {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmad.lo {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmad.up {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmad {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>]	• 2nd operand is <i>sy</i>, 3rd operand is <i>vz</i> $\%vx = \%vz * \%vw + \%sy$ • 2nd operand is <i>vy</i>, 3rd operand is <i>sy</i> $\%vx = \%sy * \%vw + \%vy$
VFMSB F2 / RV	vfmsb.df {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb.lo {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb.up {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] vfmsb.df {<i>vx</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb.lo {<i>vx</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb.up {<i>vx</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb {<i>vx</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] vfmsb.df {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb.lo {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb.up {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfmsb {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>sy</i> <i>I</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>]	Vector Floating Fused Multiply Subtract Calculate as follows (<i>vix</i>, <i>I</i> and <i>vm</i> omitted) • 2nd operand is <i>vy</i>, 3rd operand is <i>vz</i> $\%vx = \%vz * \%vw - \%vy$ • 2nd operand is <i>sy</i>, 3rd operand is <i>vz</i> $\%vx = \%vz * \%vw - \%sy$ • 2nd operand is <i>vy</i>, 3rd operand is <i>sy</i> $\%vx = \%sy * \%vw - \%vy$
VFNMAD E3 / RV	vfnmad.df {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>] pvfnmad.lo {<i>vx</i> <i>vix</i>}, {<i>vy</i> <i>vix</i>}, {<i>vz</i> <i>vix</i>}, {<i>vw</i> <i>vix</i>} [, <i>vm</i>]	Vector Floating Fused Negative Multiply Add Calculate as follows

	pvfnmad.up {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmad {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] vfnmad.df {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmad.lo {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmad.up {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmad {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] vfnmad.df {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm] pvfnmad.lo {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm] pvfnmad.up {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm] pvfnmad {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm]	(%vix, I and %vm omitted) • 2nd operand is %vy, 3rd operand is %vz %vx=-%vz*%vw+%vy • 2nd operand is %sy, 3rd operand is %vz %vx=-%vz*%vw+%sy • 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%vw+%vy
VFNMBSB F3 / RV	vfnmsb.df {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmsb.lo {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmsb.up {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmsb {%vx %vix}, {%vy %vix}, {%vz %vix}, {%vw %vix} [, %vm] vfnmsb.df {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmsb.lo {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmsb.up {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] pvfnmsb {%vx %vix}, {%sy I}, {%vz %vix}, {%vw %vix} [, %vm] vfnmsb.df {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm] pvfnmsb.lo {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm] pvfnmsb.up {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm]	Vector Floating Fused Negative Multiply Subtract Calculate as follows (%vix, I and %vm omitted) • 2nd operand is %vy, 3rd operand is %vz %vx=-%vz*%vw-%vy • 2nd operand is %sy, 3rd operand is %vz %vx=-%vz*%vw-%sy • 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%vw-%vy

	pvfnmsb {%vx %vix}, {%vy %vix}, {%sy I}, {%vw %vix} [, %vm]	
VRCP E1 / RV	vr^{cp}.df {%vx %vix}, {%vy %vix} [, %vm] pvrcp.lo {%vx %vix}, {%vy %vix} [, %vm] pvrcp.up {%vx %vix}, {%vy %vix} [, %vm] pvrcp {%vx %vix}, {%vy %vix} [, %vm]	Vector Floating Reciprocal
VRSQRT F1 / RV	vr^{sqr}t.df[.nex] {%vx %vix}, {%vy %vix} [, %vm] pvrsqr^t.lo[.nex] {%vx %vix}, {%vy %vix} [, %vm] pvrsqr^t.up[.nex] {%vx %vix}, {%vy %vix} [, %vm] pvrsqr^t[.nex] {%vx %vix}, {%vy %vix} [, %vm]	Vector Floating Reciprocal Square Root
VFIX E8 / RV	vcvt.w.df[.ex][.rd] {%vx %vix}, {%vy %vix} [, %vm] pvcvt.w.s.lo[.rd] {%vx %vix}, {%vy %vix} [, %vm] pvcvt.w.s.up[.rd] {%vx %vix}, {%vy %vix} [, %vm] pvcvt.w.s[.rd] {%vx %vix}, {%vy %vix} [, %vm]	Vector Convert to Fixed Point
VFIXX A8 / RV	vcvt.l.d[.rd] {%vx %vix}, {%vy %vix} [, %vm]	Vector Convert to Fixed Point
VFLT F8 / RV	vcvt.df.w {%vx %vix}, {%vy %vix} [, %vm] pvcvt.s.w.lo {%vx %vix}, {%vy %vix} [, %vm] pvcvt.s.w.up {%vx %vix}, {%vy %vix} [, %vm] pvcvt.s.w {%vx %vix}, {%vy %vix} [, %vm]	Vector Convert to Floating Point
VFLTX B8 / RV	vcvt.d.l {%vx %vix}, {%vy %vix} [, %vm]	Vector Convert to Floating Point
VCVD 8F / RV	vcvt.d.s {%vx %vix}, {%vy %vix} [, %vm]	Vector Convert to Single-Format
VCVS 9F / RV	vcvt.s.d {%vx %vix}, {%vy %vix} [, %vm] pvcvt.s.h.lo {%vx %vix}, {%vy %vix} [, %vm] pvcvt.s.h.up {%vx %vix}, {%vy %vix} [, %vm] pvcvt.s.h {%vx %vix}, {%vy %vix} [, %vm]	Vector Convert to Double-Format pvcvt available only on ve3 or later.

VCVH AE / RV	pvcvt.h.s.lo {%vx %vix}, {%vy %vix} [, %vm] pvcvt.h.s.up {%vx %vix}, {%vy %vix} [, %vm] pvcvt.h.s {%vx %vix}, {%vy %vix} [, %vm]	Vector integer compare and select signed 64bit Available only on ve3 or later.
-----------------	---	--

4.3.2.12 Vector Mask Arithmetic Instructions

Instruction	Assembler Mnemonic Syntax	Description
VMRG D6 / RV	vmrg [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] vmrg.l [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] vmrg.w [.cp] {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Vector Merge <i>cp</i> available only on ve3 or later. If 2nd operand is %sy or I, <i>cp</i> is available.
VSHF BC / RV	vshf {%vx %vix}, {%vy %vix}, {%vz %vix}, {%sy N}	Vector Shuffle N = 0 - 15
VCP 8D / RV	vcp {%vx %vix}, {%vz %vix}[, %vm]	Vector Compress
VEX 9D / RV	vex {%vx %vix}, {%vz %vix}[, %vm]	Vector Expand
VFMK B4 / RV	vfmk.l.cf %vmx, {%vz %vix} [, %vm]	Vector Form Mask If <i>cf</i> is "af" or "at", {%vz %vix} cannot be specified. If <i>cf</i> is "at", <i>cf</i> can be omitted.
VFMS B5 / RV	vfmk.w.cf %vmx, {%vz %vix} [, %vm] pvfmk.w.lo.cf %vmx, {%vz %vix} [, %vm] pvfmk.w.up.cf %vmx, {%vz %vix} [, %vm]	Vector Form Mask Single If <i>cf</i> is "af" or "at", {%vz %vix} cannot be specified. If <i>cf</i> is "at", <i>cf</i> can be omitted.
VFMF B6 / RV	vfmk.df.cf %vmx, {%vz %vix} [, %vm] pvfmk.s.lo.cf %vmx, {%vz %vix} [, %vm] pvfmk.s.up.cf %vmx, {%vz %vix} [, %vm]	Vector Form Mask Floating Point If <i>cf</i> is "af" or "at", {%vz %vix} cannot be specified. If <i>cf</i> is "at", <i>cf</i> can be omitted.

4.3.2.13 Vector Recursive Relation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VSUMS EA / RV	vsum.w <i>[.ex]</i> {%vx %vix}, {%vy %vix} [, %vm]	Vector Sum Single
VSUMX AA / RV	vsum.l {%vx %vix}, {%vy %vix} [, %vm]	Vector Sum
VFSUM EC / RV	vfsun.df {%vx %vix}, {%vy %vix} [, %vm]	Vector Floating Sum
VMAXS BB / RV	vrmaxs.w.pos <i>[.ex]</i> {%vx %vix}, {%vy %vix} [, %vm] vrmins.w.pos <i>[.ex]</i> {%vx %vix}, {%vy %vix} [, %vm]	Vector Maximum/Minimum Single
VMAXX AB / RV	vrmaxs.l.pos {%vx %vix}, {%vy %vix} [, %vm] vrmins.l.pos {%vx %vix}, {%vy %vix} [, %vm]	Vector Maximum/Minimum
VFMAX AD / RV	vfrmax.df.pos {%vx %vix}, {%vy %vix} [, %vm] vfrmin.df.pos {%vx %vix}, {%vy %vix} [, %vm]	Vector Floating Maximum/Minimum
VRAND 88 / RV	vrand {%vx %vix}, {%vy %vix} [, %vm]	Vector Reduction AND
VROR 98 / RV	vror {%vx %vix}, {%vy %vix} [, %vm]	Vector Reduction OR
VRXOR 89 / RV	vrxor {%vx %vix}, {%vy %vix} [, %vm]	Vector Reduction Exclusive OR
VFIA CE / RV	vfia.df {%vx %vix}, {%vy %vix}, {%sy I}	Vector Floating Iteration Add
VFIS DE / RV	vfis.df {%vx %vix}, {%vy %vix}, {%sy I}	Vector Floating Iteration Subtract
VFIM CF / RV	vfim.df {%vx %vix}, {%vy %vix}, {%sy I}	Vector Floating Iteration Multiply
VFIAM EE / RV	vfiam.df {%vx %vix}, {%vy %vix}, {%vz %vix}, {%sy I}	Vector Floating Iteration Add and Multiply
VFISM FE / RV	vfism.df {%vx %vix}, {%vy %vix}, {%vz %vix}, {%sy I}	Vector Floating Iteration Subtract

		and Multiply
VFIMA EF / RV	vfima.df {%vx %vix}, {%vy %vix}, {%vz %vix}, {%sy I}	Vector Floating Iteration Multiply and Add
VFIMS FF / RV	vfims.df {%vx %vix}, {%vy %vix}, {%vz %vix}, {%sy I}	Vector Floating Iteration Multiply and Subtract

4.3.2.14 Vector Gatering/Scattering Instructions

Instruction	Assembler Mnemonic Syntax	Description
VGT A1 / RVM	vgt[.nc] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector Gather
VG TU A2 / RVM	vgtu[.nc] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector Gather Upper
VG TL A3 / RVM	vgtl[.ex][.nc] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector Gather Lower
VSC B1 / RVM	vsc[.nc][.ot] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector Scatter
VLFA B1 / RVM	vlfa[.nc][.ot] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector list floating add Available only on ve3 or later.
VSCU B2 / RVM	vscu[.nc][.ot] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector Scatter Upper
VLFAU B2 / RVM	vlfa[.nc][.ot] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector list floating add upper Available only on ve3 or later.
VSCL B3 / RVM	vscl[.nc][.ot] {%vx %vix}, {%vy %vix %sw}, {%sy I}, {%sz Z} [, %vm]	Vector Scatter Lower

4.3.2.15 Vector Mask Register Instructions

Instruction	Assembler Mnemonic Syntax	Description
ANDM 84 / RV	andm %vmx, %vmy, %vmz	AND VM
ORM	orm %vmx, %vmy, %vmz	OR VM

85 / RV			
XORM	xorm	%vmx, %vmy, %vmz	Exclusive OR VM
86 / RV			
EQVM	eqvm	%vmx, %vmy, %vmz	Equivalence VM
87 / RV			
NNDM	nndm	%vmx, %vmy, %vmz	Negate AND VM
94 / RV			
NEGM	negm	%vmx, %vmy	Negate VM
95 / RV			
PCVM	pcvm	%sx, %vmy	Population Count of VM
A4 / RV			
LZVM	lzvm	%sx, %vmy	Leading Zero of VM
A5 / RV			
TOVM	tovm	%sx, %vmy	Trailing One of VM
A6 / RV			

4.3.2.16 Vector Control Instructions

Instruction	Assembler Mnemonic Syntax	Description
LVL	lvl {%sy I}	Load VL
BF / RR	lpvl {%sy I}	lpvl available only on ve3 or later.
SVL	svl %sx	Save VL
2F / RR	spvl %sx	spvl available only on ve3 or later.
SMVL	smvl %sx	Save Maximum Vector Length
2E / RR	smpvl %sx	smpvl available only on ve3 or later.
LVIX	lvix {%sy N}	Load Vector Data Index
AF / RR		N = 0 - 63

4.3.2.17 Control Instructions

Instruction	Assembler Mnemonic Syntax	Description
SIC	sic %sx	Save Instruction Counter
28 / RR		
LPM	lpm %sy	Load Program Mode

3A / RR		Flags
SPM	spm %sx	Save Program Mode
2A / RR		Flags
LFR	lfr {%sy N}	Load Flag Register
69 / RR		N = 0 - 63
SFR	sfr %sx	Safe Flag Register
29 / RR		
SMIR	smir [.async] %sx, I	Save Miscellaneous
22 / RR	smir [.async] %sx, %usrcc	Register
	smir [.async] %sx, %psw	async available only
	smir [.async] %sx, %sar	on ve3 or later.
	smir [.async] %sx, %pmmr	I = 0 - 2, 7 -
	smir [.async] %sx, %pmcrMM	11, 16 - 36
	smir [.async] %sx, %pmcNN	MM = 0 - 3
		NN = 0 - 20
NOP	nop	No Operation
79 / RR		
MONC	monc [N, N, N]	Monitor Call
3F / RR	monc.hdb [N, N, N]	2nd and 3rd
		operand : N = 0
		- 255
LCR	lcr %sx, {%sy I}, {%sz Z}	Load
40 / RR		Communication
		Register
SCR	scr %sx, {%sy I}, {%sz Z}	Store
50 / RR		Communication
		Register
TSCR	tscr %sx, {%sy I}, {%sz Z}	Test and Set
41 / RR		Communication
		Register
FIDCR	fidcr %sx, {%sy I}, I	Fetch and
51 / RR		Increment/Decrement CR
		3rd operand : I
		= 0 - 7
TS1AM	ts1am.l %sx, {%sz AS}, {%sy N}	Test and Set 1 AM
42 / RRM	ts1am.w %sx, {%sz AS}, {%sy N}	
TS2AM	ts2am %sx, {%sz AS}, {%sy N}	Test and Set 2 AM
43 / RRM		

TS3AM 52 / RRM	ts3am %sx, {%sz AS}, {%sy N}	Test and Set 3 AM N = 0 or 1
ATMAM 53 / RRM	atmam %sx, {%sz AS}, {%sy N}	Atomic AM N = 0 - 2
CAS 62 / RRM	cas.l %sx, {%sz AS}, {%sy I} cas.w %sx, {%sz AS}, {%sy I}	Compare and Swap
FENCE 20 / RR	fencei fencem I fencec I	Fence fencem : I = 1 - 3 Fencec : I = 1 - 7
SVOB 30 / RR	svob	Set Vector Out-of-order memory access Boundary
BSWP 2B / RR	bswp %sx, {%sz M}, I	Byte Swap I = 0 or 1

4.3.2.18 Host Memory Access Instructions

Instruction	Assembler Mnemonic Syntax	Description
LHM 21 / RRM	lhm.b %sx, HM lhm.h %sx, HM lhm.w %sx, HM lhm.l %sx, HM	Load Host Memory
SHM 31 / RRM	shm.b %sx, HM shm.h %sx, HM shm.w %sx, HM shm.l %sx, HM	Store Host Memory

Appendix A History

A.1 History table

Nov. 2018	Rev. 1	Create a new entry
Apr. 2018	Rev.1.1	Revise
Dec. 2018	Rev.1.2	Revise
Sep. 2019	Rev.1.3	Revise
Mar. 2023	Rev1.4	Describe the changes in the ve3 architecture Describe the changes in half-precision floating point number Add calculation method for VF MAD, VFMSB, VFNMAD and VFNMMSB Instruction Add option and pseudo-instruction

A.2 Change notes

The following changes are done in this edition.

- Describe the changes in the ve3 architecture
- Describe the changes in half-precision floating point number
- Add calculation method for VF MAD, VFMSB, VFNMAD and VFNMMSB Instruction
- Add option and pseudo-instruction