

**Vector Engine Assembly  
Language Reference Manual**

**SX-Aurora TSUBASA**



---

---

# **Proprietary Notice**

The information disclosed in this document is the property of NEC Corporation (NEC) and/or its licensors. NEC and/or its licensors, as appropriate, reserve all patent, copyright, and other proprietary rights to this document, including all design, manufacturing, reproduction, use and sales rights thereto, except to the extent said rights are expressly granted to others.

## **Related Documents**

- SX-Aurora TSUBASA Architecture Manual

## **Remarks**

All product, brand, or trade names in this publication are the trademarks or registered trademarks of their respective owners.

(C) NEC Corporation 2018,2019,2020,2021,2022,2023

# Contents

Chapter1 Assembler Operation.....	1
1.1 Command-line Syntax.....	1
Chapter2 Assembler Options.....	2
2.1 Options.....	2
Chapter3 Pseudo-Instructions .....	3
3.1 Section definition pseudo-instructions.....	3
3.1.1 .section .....	3
3.1.2 . text .....	3
3.1.3 . data.....	3
3.1.4 . bss .....	3
3.2 Data Definition Pseudo-Instructions.....	3
3.2.1 .2byte, .4byte, 8byte.....	3
3.2.2 .byte.....	3
3.2.3 .short.....	4
3.2.4 .word.....	4
3.2.5 .int .....	4
3.2.6 .long .....	4
3.2.7 .quad .....	5
3.2.8 .llong .....	5
3.3 Miscellaneous Pseudo-Instructions .....	5
3.3.1 .file.....	5
3.3.2 .ident.....	5
3.3.3 .arch.....	5
3.3.4 .abi.....	6
3.3.5 .fp16_type.....	6
Chapter4 Assembler Syntax.....	7
4.1 Statement Syntax.....	7
4.2 Operand Description Format.....	7
4.2.1 Register Notations .....	7
4.2.2 Effective Address Notations .....	8
4.2.3 Immediate value Notations .....	9

4.2.4	Prefix Notations .....	10
4.2.5	Suffix Notations .....	10
4.3	Instruction Mnemonics .....	10
4.3.1	List of Notations .....	10
4.3.2	Instruction Set .....	13
Appendix A	History .....	37
A.1	History table .....	37
A.2	Change notes.....	37

## List of tables

Table 3-1 Register Notations .....	7
Table 3-2 Register Aliases.....	7
Table 3-3 Immediate Value Notations.....	9
Table 3-4 Prefix Notations .....	10
Table 3-5 Suffix Notations .....	10
Table 3-6 List of Notations (operands).....	10
Table 3-7 List of Notation (Mnemonic suffix) .....	11
Table 3-8 List of notation (Description).....	12

# Chapter1 Assembler Operation

This chapter describes Vector Engine assembler command-line syntax.

## 1.1 Command-line Syntax

nas [options] file ...

# Chapter2 Assembler Options

This chapter describes Vector Engine assembler options which are supported by Vector Engine. The other options are the same as the GNU assembler options.

## 2.1 Options

### **-march=***arch*

This option specifies the target architecture. The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target architecture. The following architecture names are recognized:'ve1'(default), 've3'. When specifying two or more the same option, the last option becomes effective.

### **-mabi=***ver*

This option specifies which ABI version the produced object files should conform to. The following values are recognized:'1'(default), '2'. '2' available only on ve3 or later. When specifying two or more the same option, the last option becomes effective.

### **-mfp16-type=***type*

This option specifies type of the half-precision floating-point to set for the produced object file. The following values are recognized:'none'(default), 'ieee'(binary16), 'bfloat'(bfloat16). 'ieee' and 'bfloat' available only on ve3 or later. When specifying two or more the same option, the last option becomes effective.

# Chapter3 Pseudo-Instructions

This chapter describes Vector Engine assembler pseudo-instructions which are supported by Vector Engine.

## 3.1 Section definition pseudo-instructions

### 3.1.1 .section

Format:

```
.section name[, "flags"[, @type[, flag_specific_arguments]]]
```

### 3.1.2 .text

Format:

```
.text [subsection]
```

### 3.1.3 .data

Format:

```
.data [subsection]
```

### 3.1.4 .bss

Format:

```
.bss [.subsection]
```

## 3.2 Data Definition Pseudo-Instructions

### 3.2.1 .2byte, .4byte, 8byte

Format:

```
.2byte EXPRESSIONS  
.4byte EXPRESSIONS  
.8byte EXPRESSIONS
```

Description:

These directives write unaligned 2, 4 or 8 byte values to the output section.

### 3.2.2 .byte

Format:

```
.byte EXPRESSIONS
```

Description:

.byte expects zero or more expressions, separated by commas. Each expression is assembled into the next byte.

### 3.2.3 .short

Format:

**.short** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 16 bits (2 bytes).

### 3.2.4 .word

Format:

**.word** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

### 3.2.5 .int

Format:

**.int** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

### 3.2.6 .long

Format:

**.long** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

### 3.2.7 .quad

Format:

**.quad** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

### 3.2.8 .llong

Format:

**.llong** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

## 3.3 Miscellaneous Pseudo-Instructions

### 3.3.1 .file

Format:

**.file** "*string*"

### 3.3.2 .ident

Format:

**.ident** "*string*"

Description:

*string* is emitted to the ".comment" section.

### 3.3.3 .arch

Format:

**.arch** *arch*

Description:

This pseudo-instruction specifies the target architecture. Valid values for *arch* are the same as for the -march option. When specifying both the option and the pseudo-instruction, the pseudo-instruction becomes effective. When specifying two or more

the same pseudo-instruction, the last pseudo-instruction becomes effective.

### 3.3.4 .abi

Format:

**.abi** *ver*

Description:

This pseudo-instruction specifies which ABI version the produced object files should conform to. Valid values for *ver* are the same as for the -mabi option. When specifying both the option and the pseudo-instruction, the pseudo-instruction becomes effective. When specifying two or more the same pseudo-instruction, the last pseudo-instruction becomes effective.

### 3.3.5 .fp16\_type

Format:

**.fp16\_type** *type*

Description:

This option specifies type of the half-precision floating-point to set for the produced object file. Valid values for *type* are the same as for the -mfp16-type option. When specifying both the option and the pseudo-instruction, the pseudo-instruction becomes effective. When specifying two or more the same pseudo-instruction, the last pseudo-instruction becomes effective.

# Chapter4 Assembler Syntax

## 4.1 Statement Syntax

A statement of the Vector Engine assembly language is represented as the following format.

[*label*] <*instruction*> [<*operand*>[, <*operand*> ···]]

## 4.2 Operand Description Format

The register, immediate values, and effective address can only be described in the operand.

### 4.2.1 Register Notations

Table 3-1 shows the register notations used in the Vector Engine assembly language.

See also Chapter 3 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-1 Register Notations

Register	Syntax
Scalar register	%sn (n=0 ? 63)
Vector register	%vn (n=0 ? 63)
Vector mask register	%vmn (n=0 ? 15)
Vector index register	%vix

Table 3-2 Register Aliases

Alias (actual register/immediate)	Syntax
Stack pointer (%s11)	%sp
Frame pointer (%s9)	%fp
Stack limit (%s8)	%sl
Link register (%s10)	%lr
Thread pointer (%s14)	%tp
Outer register(%s12)	%outer
Info area register(%s17)	%info
Global offset table register(%s15)	%got
Procedure linkage table register(%s16)	%plt
User clock counter (0)	%usrcc
Program status word (1)	%psw
Store address register (2)	%sar
Performance monitor mode register (7)	%pmmr

Performance monitor configuration register (8-11)	%pmcrm (m=0-3)
Performance monitor counter (16-30)	%pmcn (n=0-14)

---

### 4.2.2 Effective Address Notations

ASX are address syllable for RM and CF formats. The following are address syllable formats. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

- (1) **disp**
- (2) **disp** (, *base*)
- (3) **disp** (*index*)
- (4) **disp** (*index*, *base*)
- (5) (, *base*)
- (6) (*index*)
- (7) (*index*, *base*)

*base* specifies a scalar register; *index* specifies a scalar register or immediate data in the range of -64 to 63; and **disp** specifies a label name or absolute value.

AS format is the same as ASX but it can not accept *index*. Therefore, the following are acceptable.

- (1) **disp**
- (2) **disp**(, *base*)
- (3) (, *base*)

When it is RRM format, a comma is omitted as follows.

- (1) **disp**
- (2) **disp**(*base*)
- (3) (*base*)

HM is address syllable for RRM format. The following are address syllable formats.

- (1) *base*
- (2) *(base)*
- (3) **disp**(*base*)

*base* specifies a scalar register and **disp** specifies an immediate value.

### 4.2.3 Immediate value Notations

Table 3-3 shows immediate value notations. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-3 Immediate Value Notations

Manual Description	Syntax	Meaning
I	Expression including only integer constants D (octal, decimal or hexadecimal constants)	Immediate value to be set in Ry of RR-type instruction. The lower 7 bits of the integer constant specified by the expression are set.
N	Expression including only integer constants (octal, decimal or hexadecimal constants)	
M	(m)0 or (m)1 M: Integer in the range 0-63	When (m)0 is specified, 64-bit immediate value having m zeros from left and (64-m) ones. When (m)1 is specified, 64-bit immediate value having m ones from left and (64-m) zeros.
Z		Immediate 0 (zero) value if whatever immediate value is specified
D	Expression including only a label name or integer constants (octal, decimal or hexadecimal constants).	A label name or absolute value to be set in D field of RM-type instruction.

#### 4.2.4 Prefix Notations

Table 3-4 Prefix Notations

Prefix	Meaning
<code>%hi(label)</code>	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
<code>%lo(label)</code>	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value

**Note** It'll be expected to eliminate this Pseudo-Instruction from now on.

#### 4.2.5 Suffix Notations

Table 3-5 Suffix Notations

Suffix	Meaning
<code>label @hi</code>	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
<code>label @lo</code>	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value
<code>label @pc_hi</code>	Get upper 32-bit of the relative address to ' <i>label</i> '
<code>label @pc_lo</code>	Get lower 32-bit of the relative address to ' <i>label</i> '
<code>label @got_hi</code>	Get upper 32-bit of the address of GOT entry of ' <i>label</i> '
<code>label @got_lo</code>	Get lower 32-bit of the address of GOT entry of ' <i>label</i> '
<code>label @gotoff_hi</code>	Get upper 32-bit of the relative address from GOT to ' <i>label</i> '
<code>label @gotoff_lo</code>	Get lower 32-bit of the relative address from GOT to ' <i>label</i> '
<code>label @plt_hi</code>	Get upper 32-bit of the address of PLT entry of ' <i>label</i> '
<code>label @plt_lo</code>	Get lower 32-bit of the address of PLT entry of ' <i>label</i> '

### 4.3 Instruction Mnemonics

This section describes the syntax of the instruction mnemonics.

#### 4.3.1 List of Notations

Table 3-6 List notations used in the descriptions of the syntax of instruction mnemonics.

See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-6 List of Notations (operands)

Notation	Description
<b>AS</b>	Address syllable
<b>ASX</b>	Address syllable
<b>HM</b>	Address syllable for host memory
<b>%sx, %sy, %sz</b>	Scalar register
<b>%vx, %vy, %vz</b>	Vector register
<b>%vm</b>	Vector mask register

---

<b>%vix</b>	Vector index register
<b>I</b>	Immediate value (used for arithmetic operations) in the range from -64 to 63.
<b>N</b>	Immediate value (used for the number of shifts, element number, interelement distance, etc) in the range from 0 to 127.
<b>M</b>	(m)0 or (m)1 format is specified, m is an integer in the range from 0 to 63.
<b>Z</b>	Immediate value 0 (zero)
<b>D</b>	Expression including only a label name or integer constants Absolute value in the range from 0 to 4294967295.

---

Some instructions can change their function when their mnemonics are followed by suffixes as Table 3-7.

Table 3-7 List of Notation (Mnemonic suffix)

Suffix	Description
<i>df</i>	Data format l: 64 bit integer w: 32 bit integer d: 64 bit floating point s: 32 bit floating point h: 16 bit floating point (available only on ve3 or later)
<i>ex</i>	Extension sx: Sign extension zx or <i>NONE</i> : Zero extension
<i>bp</i>	Branch Prediction <i>NONE</i> : No branch prediction nt: Not taken t: Taken
<i>cf</i>	Condition Field af: Always false gt: Greater than lt: Less than ne: Not equal eq: Equal ge: Greater than or equal le: Less than or equal num: Is number nan: Is NaN (Not a number) gtnan: Greater than or NaN ltnan: Less than or NaN nenan: Not equal or NaN eqnan: Equal or NaN genan: Greater than equal or NaN

---

	lenan: Greater than equal or NaN at or <i>NONE</i> : Always true
<i>rd</i>	Rounding Mode <i>NONE</i> : According to PSW <i>rz</i> : Round toward Zero <i>rp</i> : Round toward Plus infinity <i>rm</i> : Round toward Minus infinity <i>rn</i> : Round to Nearest (ties to Even) <i>ra</i> : Round to Nearest (ties to Away)
<i>nc</i>	- ve1: Loaded data is likely to be released from the LLC. - ve3: Loaded data is not cached in the L3 cache.
<i>ot</i>	Overtake
<i>nex</i>	No Exception
<i>pos</i>	Position fst: First element lst: Last element
<i>cp</i>	upper/lower 32bits of Sy operand can be copied to the opposite 32bit. (available only on ve3 or later)
<i>async</i>	hardware returns a register value before the hardware synchronization. (available only on ve3 or later)

---

Table 3-8 List of notation (Description)

Operator	Description
<b>M(A,B)</b>	B-byte memory contents or location at the effective address given by the contents of A. B can be omitted, and in that case B is regarded as 1.
<b>EA</b>	Operation address, calculated by each fields of an instruction.
<b>A[i:j]</b>	Operation address, calculated by each fields of an instruction. from bit i to bit j of register A
<b>A ← B</b>	Storing (moving) of the contents of B into A.
<b>Sx</b>	Immediate value or S register designated by x field of instruction word.
<b>Sy</b>	Immediate value or S register designated by y
<b>Sz</b>	Immediate value or S register designated by z
<b>mod(A, B)</b>	The remainder of A divided by B
<b>sext(A, B)</b>	B-bit value is generated by expanding sign bit (Most significant bit) of A.
<b>cond(A, B, C)</b>	The result of comparison B and C in A condition. C can be omitted and in this case C is handled as 0. Refer to the chapter 5 for system interpretation of comparison condition
<b>max(A, B)</b>	Maximum value of A and B.
<b>min(A, B)</b>	Minimum value of A and B.

### 4.3.2 Instruction Set

This section lists instruction code/format, assembler mnemonic syntax and description of the instruction mnemonics. See also Chapter 8 of SX-Aurora TSUBASA Architecture Manual for details.

#### 4.3.2.1 Transferring Instructions

Instruction	Assembler Mnemonic Syntax	Description
LEA	<b>lea</b> %sx, ASX	Load Effective Address
06 / RM	<b>lea.sl</b> %sx, ASX	
LDS	<b>ld</b> %sx, ASX	Load S
01 / RM		
LDU	<b>ldu</b> %sx, ASX	Load S Upper
02 / RM		
LDL	<b>ldl[.ex]</b> %sx, ASX	Load S Lower
03 / RM		
LD2B	<b>ld2b[.ex]</b> %sx, ASX	Load 2B
04 / RM		
LD1B	<b>ld1b[.ex]</b> %sx, ASX	Load 1B
05 / RM		
STS	<b>st</b> %sx, ASX	Store S
11 / RM		
STU	<b>stu</b> %sx, ASX	Store S Upper
12 / RM		
STL	<b>stl</b> %sx, ASX	Store S Lower
13 / RM		
ST2B	<b>st2b</b> %sx, ASX	Store 2B
14 / RM		
ST1B	<b>st1b</b> %sx, ASX	Store 1B
15 / RM		
D LDS	<b>dld</b> %sx, ASX	Dismissable Load S
09 / RM		
D LDU	<b>dldu</b> %sx, ASX	Dismissable Load Upper
0A / RM		
D LDL	<b>dldl[.ex]</b> %sx, ASX	Dismissable Load Lower
0B / RM		

PFCH	<b>pfch</b> ASX	Pre Fetch
0C / RM		
CMOV	<b>cmov.df[.cf]</b> %sx, {%sz   M}, {%sy   I}	Conditional Move
3B / RR		

#### 4.3.2.2 Fixed-Point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
ADDI 07 / RM	<b>addi</b> %sx, {%sy   I}, D	Add immediate Available only on ve3 or later.
ADD 48 / RR	<b>addu.l</b> %sx, {%sy   I}, {%sz   M} <b>addu.w</b> %sx, {%sy   I}, {%sz   M}	Add
ADS 4A / RR	<b>adds.w[.ex]</b> %sx, {%sy   I}, {%sz   M}	Add Single
ADX 59 / RR	<b>adds.l</b> %sx, {%sy   I}, {%sz   M}	Add
SUB 58 / RR	<b>subu.l</b> %sx, {%sy   I}, {%sz   M} <b>subu.w</b> %sx, {%sy   I}, {%sz   M}	Subtract
SBS 5A / RR	<b>subs.w[.ex]</b> %sx, {%sy   I}, {%sz   M}	Subtract Single
SBX 5B / RR	<b>subs.l</b> %sx, {%sy   I}, {%sz   M}	Subtract
MPY 49 / RR	<b>mulu.l</b> %sx, {%sy   I}, {%sz   M} <b>mulu.w</b> %sx, {%sy   I}, {%sz   M}	Multiply
MPS 4B / RR	<b>muls.w[.ex]</b> %sx, {%sy   I}, {%sz   M}	Multiply Single
MPX 6E / RR	<b>muls.l</b> %sx, {%sy   I}, {%sz   M}	Multiply
MPD 6B / RR	<b>muls.l.w</b> %sx, {%sy   I}, {%sz   M}	Multiply
DIV 6F / RR	<b>divu.l</b> %sx, {%sy   I}, {%sz   M} <b>divu.w</b> %sx, {%sy   I}, {%sz   M}	Divde
	<b>modu.l</b> %sx, {%sy   I}, {%sz   M}	Modulo
	<b>modu.w</b> %sx, {%sy   I}, {%sz   M}	Available only on ve3 or later.
DVS	<b>divs.w[.ex]</b> %sx, {%sy   I}, {%sz   M}	Divide Single

7B / RR	<code>mods.w[.ex] %sx, {sy   I}, {sz   M}</code>	Modulo Single Available only on ve3 or later.
DVX	<code>divs.l %sx, {sy   I}, {sz   M}</code>	Divide
7F / RR	<code>mod.s.l %sx, {sy   I}, {sz   M}</code>	Modulo Available only on ve3 or later.
CMP	<code>cmpu.l %sx, {sy   I}, {sz   M}</code>	Compare
55 / RR	<code>cmpu.w %sx, {sy   I}, {sz   M}</code>	
CPS	<code>cmps.w[.ex] %sx, {sy   I}, {sz   M}</code>	Compare Single
7A / RR		
CPX	<code>cmps.l %sx, {sy   I}, {sz   M}</code>	Compare
6A / RR		
CMS	<code>maxs.w[.ex] %sx, {sy   I}, {sz   M}</code>	Compare and Select
78 / RR	<code>mins.w[.ex] %sx, {sy   I}, {sz   M}</code>	Maximum/Minimum Single
CMX	<code>maxs.l %sx, {sy   I}, {sz   M}</code>	Compare and Select
68 / RR	<code>mins.l %sx, {sy   I}, {sz   M}</code>	Maximum/Minimum

#### 4.3.2.3 Logical Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
AND	<code>and %sx, {sy   I}, {sz   M}</code>	AND
44 / RR		
OR	<code>or %sx, {sy   I}, {sz   M}</code>	OR
45 / RR		
XOR	<code>xor %sx, {sy   I}, {sz   M}</code>	Exclusive OR
46 / RR		
EQV	<code>eqv %sx, {sy   I}, {sz   M}</code>	Equivalence
47 / RR		
NND	<code>nnd %sx, {sy   I}, {sz   M}</code>	Negate AND
54 / RR		
MRG	<code>mrg %sx, {sy   I}, {sz   M}</code>	Merge
56 / RR		
LDZ	<code>ldz %sx, {sz   M}</code>	Leading Zero Count
67 / RR		
PCNT	<code>pcnt %sx, {sz   M}</code>	Population Count

38 / RR

BRV           **brv** %sx, {%sz | M}

Bit Reverse

39 / RR

#### 4.3.2.4 Shift Instructions

Instruction	Assembler Mnemonic Syntax	Description
SLL 65 / RR	<b>sll</b> %sx, {%sz   M}, {%sy   N}	Shift Left Logical
SLD 64 / RR	<b>sld</b> %sx, {%sz   M}, {%sy   N}	Shift Left Double
SRL 75 / RR	<b>srl</b> %sx, {%sz   M}, {%sy   N}	Shift Right Logical
SRD 74 / RR	<b>srd</b> %sx, {%sz   M}, {%sy   N}	Shift Right Double
SLA 66 / RR	<b>sla.w[.ex]</b> %sx, {%sz   M}, {%sy   N}	Shift Left Arithmetic
SLAX 57 / RR	<b>sla.1</b> %sx, {%sz   M}, {%sy   N}	Shift Left Arithmetic
SRA 76 / RR	<b>sra.w[.ex]</b> %sx, {%sz   M}, {%sy   N}	Shift Right Arithmetic
SRAX 77 / RR	<b>sra.1</b> %sx, {%sz   M}, {%sy   N}	Shift Right Arithmetic

#### 4.3.2.5 Floating-point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
FAD 4C / RR	<b>fadd.d</b> %sx, {%sy   I}, {%sz   M}	Floating Add
FSB 5C / RR	<b>fsub.d</b> %sx, {%sy   I}, {%sz   M}	Floating Subtract
FMP 4D / RR	<b>fmul.d</b> %sx, {%sy   I}, {%sz   M}	Floating Multiply
FDV 5D / RR	<b>fdiv.d</b> %sx, {%sy   I}, {%sz   M}	Floating Divide
FCP 7E / RR	<b>fcmp.d</b> %sx, {%sy   I}, {%sz   M}	Floating Compare
FCM	<b>fcmp.s</b> %sx, {%sy   I}, {%sz   M}	Floating Compare
	<b>fmax.d</b> %sx, {%sy   I}, {%sz   M}	Floating Compare

3E / RR	<code>fmax.s %sx, {sy   I}, {sz   M}</code>	and Select Maximum/Minimum
	<code>fmin.d %sx, {sy   I}, {sz   M}</code>	
	<code>fmin.s %sx, {sy   I}, {sz   M}</code>	
FAQ	<code>fadd.q %sx, {sy   I}, {sz   M}</code>	Floating Add Quadruple
6C / RW		
FSQ	<code>fsub.q %sx, {sy   I}, {sz   M}</code>	Floating Subtract Quadruple
7C / RW		
FMQ	<code>fmul.q %sx, {sy   I}, {sz   M}</code>	Floating Multiply Quadruple
6D / RW		
FCQ	<code>fcmp.q %sx, {sy   I}, {sz   M}</code>	Floating Compare Quadruple
7D / RW		
FIX	<code>cvt.w.d[.ex][.rd] %sx, {sy   I}</code>	Convert to Fixed Point
4E / RR	<code>cvt.w.s[.ex][.rd] %sx, {sy   I}</code>	
FIXX	<code>cvt.l.d[.rd] %sx, {sy   I}</code>	Convert to Fixed Point
4F / RR		
FLT	<code>cvt.d.w %sx, {sy   I}</code>	Convert to Floating Point
5E / RR	<code>cvt.s.w %sx, {sy   I}</code>	
FLTX	<code>cvt.d.l %sx, {sy   I}</code>	Convert to Floating Point
5F / RR		
CVD	<code>cvt.d.s %sx, {sy   I}</code>	Convert to Double-format
0F / RW	<code>cvt.d.q %sx, {sy   I}</code>	
CVS	<code>cvt.s.d %sx, {sy   I}</code>	Convert to Single-format
1F / RW	<code>cvt.s.q %sx, {sy   I}</code>	
	<code>cvt.s.h %sx, {sy   I}</code>	cvt.s.h available only on ve3 or later.
CVQ	<code>cvt.q.d %sx, {sy   I}</code>	Convert to Quadruple-format
2D / RW	<code>cvt.q.s %sx, {sy   I}</code>	
CVH	<code>cvt.h.s %sx, {sy   I}</code>	Convert to IEEE fp16-format
1E / RR		Available only on ve3 or later.

#### 4.3.2.6 Branch Instructions

Instruction	Assembler Mnemonic Syntax	Description
BC	<code>b[cf].l[.bp] [{sy   I},] AS</code>	Branch on Condition
19 / CF		If <i>cf</i> is "af" or "at", <i>{sy   I}</i> cannot

---

		be specified.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCS 1B / CF	<b>b[cf].w[.bp]</b> [{%sy   I},] AS	Branch on Condition Single
		If <i>cf</i> is "af" or "at", {%sy   I} cannot be specified.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCF 1C / CF	<b>b[cf].d[.bp]</b> [{%sy   I},] AS <b>b[cf].s[.bp]</b> [{%sy   I},] AS	Branch on Condition Floating Point
		If <i>cf</i> is "af" or "at", {%sy   I} cannot be specified.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
BCR 18 / CF	<b>br[cf].l[.bp]</b> {%sy   I}, {%sz   Z}, AS <b>br[cf].w[.bp]</b> {%sy   I}, {%sz   Z}, AS <b>br[cf].d[.bp]</b> {%sy   I}, {%sz   Z}, AS <b>br[cf].s[.bp]</b> {%sy   I}, {%sz   Z}, AS	Branch on Condition Relative
		If <i>cf</i> is "af" or "at", both {%sy   I} and {%sz   Z} cannot be specified.
		If <i>cf</i> is "at", <i>cf</i> can be omitted.
		"AS" is disp only.
		If "disp" of "AS" is label and suffix is set in "disp" of "AS", suffix is ignored.
BSIC 08 / RM	<b>bsic</b> %sx, ASX	Branch and Save IC

---

#### 4.3.2.7 Vector Transfer Instructions

---

Instruction	Assembler Mnemonic Syntax	Description
VLD 81 / RVM	<b>vld[.nc]</b> {%vx   %vix}, {%sy   I}, {%sz   Z}	Vector Load
	<b>vdld[.nc]</b> {%vx   %vix}, {%sy   I}, {%sz   Z}	vdld available only on ve3 or later. vdld does not detect a missing page or missing

			space exception.
VLDU 82 / RVM	<b>vldu[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } <b>vdldu[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } <b>pvldu[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } <b>pvldu[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ }	Vector Load Upper vdldu, pvldu and pvldu available only on ve3 or later. vdldu and pvldu do not detect a missing page or missing space exception.	
VLDL 83 / RVM	<b>vldl[.ex][.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } <b>vdldl[.ex][.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ }	Vector Load Lower vdldl available only on ve3 or later. vdldl does not detect a missing page or missing space exception.	
VLD2D C1 / RVM	<b>vld2d[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } <b>vdld2d[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ }	Vector Load 2D vdld2d available only on ve3 or later. vdld2d does not detect a missing page or missing space exception.	
VLDU2D C2 / RVM	<b>vldu2d[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } <b>vdldu2d[.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ }	Vector Load Upper 2D vdldu2d available only on ve3 or later. vdldu2d does not detect a missing page or missing space exception.	
VLDL2D C3 / RVM	<b>vldl2d[.ex][.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } <b>vdldl2d[.ex][.nc]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ }	Vector Load Lower 2D vdldl2d available only on ve3 or later. vdldl2d does not detect a missing page or missing space exception.	
VST	<b>vst[.nc][.ot]</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%sz \mid Z$ } [, %vm]	Vector Store	

91 / RVM

VSTU	<b>vstu[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	Vector Store Upper
92 / RVM	<b>pvstu[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	pvstu available only on ve3 or later.
VSTL	<b>vstl[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	Vector Store Lower
93 / RVM		
VST2B	<b>vst2b1[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	Vector store 2B
90 / RVM	<b>vst2bu[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm] <b>pvst2b1[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm] <b>pvst2bu[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	Available only on ve3 or later.
VST2D	<b>vst2d[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	Vector Store 2D
D1 / RVM		
VSTU2D	<b>vstu2d[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	Vector Store Upper 2D
D2 / RVM		
VSTL2D	<b>vstl2d[.nc][.ot]</b> {vx   vix}, {sy   I}, {sz   Z} [, %vm]	Vector Store Lower 2D
D3 / RVM		
VLD2B	<b>vld2b1[.ex][.nc]</b> {vx   vix}, {sy   I}, {sz   Z}	Vector load 2B
80 / RVM	<b>vld2bu[.nc]</b> {vx   vix}, {sy   I}, {sz   Z} <b>pvld2b1[.ex][.nc]</b> {vx   vix}, {sy   I}, {sz   Z} <b>pvld2bu[.nc]</b> {vx   vix}, {sy   I}, {sz   Z} <b>vdld2b1[.ex][.nc]</b> {vx   vix}, {sy   I}, {sz   Z} <b>vdld2bu[.nc]</b> {vx   vix}, {sy   I}, {sz   Z} <b>pvdlld2b1[.ex][.nc]</b> {vx   vix}, {sy   I}, {sz   Z} <b>pvdlld2bu[.nc]</b> {vx   vix}, {sy   I}, {sz   Z}	Available only on ve3 or later. vdld2bl, vdld2bu, pvld2bl and pvld2bu do not detect a missing page or missing space exception.
PFCHV	<b>pfchv[.nc]</b> {sy   I}, {sz   Z}	Pre Fetch Vector
80 / RVM		
LSV	<b>lsv</b> {vx   vix}({sy   N}), {sz   M}	Load S to V
8E / RR		

LVS 9E / RR	<b>lvs</b> %sx, {vx   vix}{sy   N}	Load V to S
LVM B7 / RR	<b>lvm</b> %vmx, {sy   N}, {sz   M}	Load VM N = 0 - 3
SVM A7 / RR	<b>svm</b> %sx, %vmz, {sy   N}	Save VM N = 0 - 3
VBRD 8C / RV	<b>vbrd</b> [.cp] {vx   vix}, {sy   I} [, %vm] <b>vbrdl</b> [.cp] {vx   vix}, {sy   I} [, %vm] <b>vbrdu</b> [.cp] {vx   vix}, {sy   I} [, %vm] <b>pvbrd</b> [.cp] {vx   vix}, {sy   I} [, %vm]	Vector Broadcast cp available only on ve3 or later.
VMV 9C / RV	<b>vmv</b> {vx   vix}, {sy   N}, {vz   vix} [, %vm]	Vector Move
VEST F9 / RV	<b>vestl.w</b> {vx   vix}, {vy   vix}, {vz   vix} [, %vm] <b>vestl.l</b> {vx   vix}, {vy   vix}, {vz   vix} [, %vm] <b>vestr.w</b> {vx   vix}, {vy   vix}, {vz   vix} [, %vm] <b>vestr.l</b> {vx   vix}, {vy   vix}, {vz   vix} [, %vm]	Vector element-wise shift 8B/4B Available only on ve3 or later.

#### 4.3.2.8 Vector Fixed-Point Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VADD C8 / RV	<b>vaddu.df</b> [.cp] {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvaddu.lo</b> [.cp] {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvaddu.up</b> [.cp] {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvaddu</b> [.cp] {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Add cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VADS CA / RV	<b>vadds.w</b> [.ex][.cp] {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvadds.lo</b> [.ex][.cp] {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvadds.up</b> [.cp] {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvadds</b> [.cp] {vx   vix}, {vy   vix   sy   I}	Vector Add Single cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.

	I}, {%vz   %vix} [, %vm]	
VADX 8B / RV	<b>vadds.l</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Add
VSUB D8 / RV	<b>vsubu.df[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvsedu.lo[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvsedu.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvsedu[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Subtract cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VSBS DA / RV	<b>vsubs.w[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvsedu.lo[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvsedu.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm] <b>pvsedu[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Subtract Single cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VSBX 9B / RV	<b>vsubs.l</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Subtract
VMPY C9 / RV	<b>vmulu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Multiply
VMPS CB / RV	<b>vmuls.w[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Multiply Single
VMPX DB / RV	<b>vmuls.l</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Multiply
VMPD D9 / RV	<b>vmuls.l.w</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, %vm]	Vector Multiply
VDIV E9 / RV	<b>vdivu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, %vm] <b>vmodu.df</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, %vm]	Vector Divide vmodu available only on ve3 or later.
VDVS EB / RV	<b>vdivs.w[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, %vm] <b>vmods.w[.ex]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, %vm]	Vector Divide Single vmods.w available only on ve3 or later.
VDVX FB / RV	<b>vdivs.l</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix   sy   I} [, %vm] <b>vmods.l</b> {vx   vix}, {vy   vix   sy   I},	Vector Divide vmods.l available

	{%vz   %vix   %sy   I} [, %vm]	only on ve3 or later.
VCMP B9 / RV	<b>vcmpu.df[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmpu.lo[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmpu.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmpu[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Compare cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VCPS FA / RV	<b>vcmps.w[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmps.lo[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmps.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvcmps[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Compare Single cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VCPX BA / RV	<b>vcmps.l</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Compare
VCMS 8A / RV	<b>vmaxs.w[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>p vmaxs.lo[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>p vmaxs.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>p vmaxs[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>vmins.w[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>p vmins.lo[.ex][.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>p vmins.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>p vmins[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Compare and Select Maximum/Minimum Single cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VCMX 9A / RV	<b>vmaxs.l</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>vmins.l</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Compare and Select Maximum/Minimum

### 4.3.2.9 Vector Logical Arithmetic Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VAND C4 / RV	<b>vand[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvand.lo[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvand.up[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvand[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm]	Vector AND cp available only on ve3 or later. If 2nd operand is %sy or M, cp is available.
VOR C5 / RV	<b>vor[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvor.lo[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvor.up[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvor[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm]	Vector OR cp available only on ve3 or later. If 2nd operand is %sy or M, cp is available.
VXOR C6 / RV	<b>vxor[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvxor.lo[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvxor.up[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pvxor[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm]	Vector Exclusive OR cp available only on ve3 or later. If 2nd operand is %sy or M, cp is available.
VEQV C7 / RV	<b>veqv[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pveqv.lo[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pveqv.up[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm] <b>pveqv[.cp]</b> {vx   vix}, {vy   vix   sy   M}, {vz   vix} [, vm]	Vector Equivalence cp available only on ve3 or later. If 2nd operand is %sy or M, cp is available.
VLDZ E7 / RV	<b>vldz</b> {vx   vix}, {vz   vix} [, vm] <b>pvldz.lo</b> {vx   vix}, {vz   vix} [, vm] <b>pvldz.up</b> {vx   vix}, {vz   vix} [, vm] <b>pvldz</b> {vx   vix}, {vz   vix} [, vm]	Vector Leading Zero Count
VPCNT AC / RV	<b>vpcnt</b> {vx   vix}, {vz   vix} [, vm] <b>pvpCnt.lo</b> {vx   vix}, {vz   vix} [, vm]	Vector Population Count

	<b>pvpcnt.up</b> {vx   vix}, {vz   vix} [, vm]	
	<b>pvpcnt</b> {vx   vix}, {vz   vix} [, vm]	
VBRV	<b>vbrv</b> {vx   vix}, {vz   vix} [, vm]	Vector Bit Reverse
F7 / RV	<b>pvbrv.lo</b> {vx   vix}, {vz   vix} [, vm] <b>pvbrv.up</b> {vx   vix}, {vz   vix} [, vm] <b>pvbrv</b> {vx   vix}, {vz   vix} [, vm]	
VSEQ	<b>vseq</b> {vx   vix} [, vm]	Vector Sequential
99 / RV	<b>pvseq.lo</b> {vx   vix} [, vm] <b>pvseq.up</b> {vx   vix} [, vm] <b>pvseq</b> {vx   vix} [, vm]	Number

#### 4.3.2.10 Vector Shift Instructions

Instruction	Assembler Mnemonic Syntax	Description
VSLL	<b>vsll[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Left Logical
E5 / RV	<b>pvsl1.lo[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsl1.up[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsl1[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	cp available only on ve3 or later. If 3rd operand is %sy or N, cp is available.
VSLD	<b>vsld</b> {vx   vix}, ({vy   vix}, {vz   vix}), {sy   N} [, vm]	Vector Shift Left Double
E4 / RV		
VSRL	<b>vsrl[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Right Logical
F5 / RV	<b>pvsr1.lo[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsr1.up[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsr1[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	cp available only on ve3 or later. If 3rd operand is %sy or N, cp is available.
VSRD	<b>vsrd</b> {vx   vix}, ({vy   vix}, {vz   vix}), {sy   N} [, vm]	Vector Shift Right Double
F4 / RV		
VSLA	<b>vsla.w[.ex][.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsla.lo[.ex][.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsla.up[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Left Arithmetical cp available only on ve3 or later. If 3rd operand is %sy or N, cp is
E6 / RV		

	<b>pvsla[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	available.
VSLAX	<b>vsla.l</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Left Arithmetic
D4 / RV		
VSRA	<b>vsra.w[.ex][.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Right Arithmetic
F6 / RV	<b>pvsra.lo[.ex][.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsra.up[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm] <b>pvsra[.cp]</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	cp available only on ve3 or later. If 3rd operand is %sy or N, cp is available.
VSRAZ	<b>vsra.l</b> {vx   vix}, {vz   vix}, {vy   vix   sy   N} [, vm]	Vector Shift Right Arithmetic
D5 / RV		
VSFA	<b>vsfa</b> {vx   vix}, {vz   vix}, {sy   N}, {sz   M} [, vm]	Vector Shift Left and Add
D7 / RV		

#### 4.3.2.11 Vector Floating-Point Operation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VFAD	<b>vfadd.df[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating Add
CC / RV	<b>pvfadd.lo[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfadd.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfadd[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VFSB	<b>vbsub.df[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating Subtract
DC / RV	<b>pvfsub.lo[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfsub.up[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfsub[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VFMP	<b>vfmul.df[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm]	Vector Floating Multiply
CD / RV	<b>pvfmul.lo[.cp]</b> {vx   vix}, {vy   vix   sy   I}, {vz   vix} [, vm] <b>pvfmul.up[.cp]</b> {vx   vix}, {vy   vix}	cp available only on ve3 or later. If 2nd operand

	$  \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	is %sy or I, cp is available.
	$\text{pvfmul}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	
VFDV	$\text{vfddiv}.\text{df} \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \mid \%sy \mid I\} [, \%vm]$	Vector Floating Divide
DD / RV		
VFSQRT	$\text{vfsqrt}.\text{df} \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \} [, \%vm]$	Vector Floating Square Root
ED / RV		
VFCP	$\text{vfcmp}.\text{df}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	Vector Floating Compare
FC / RV	$\text{pvfcmp}.\text{lo}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$ $\text{pvfcmp}.\text{up}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$ $\text{pvfcmp}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
VFCM	$\text{vfmax}.\text{df}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	Vector Floating Compare and Select Maximum/Minimum
BD / RV	$\text{pvfmax}.\text{lo}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$ $\text{pvfmax}.\text{up}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$ $\text{pvfmax}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	cp available only on ve3 or later. If 2nd operand is %sy or I, cp is available.
	$\text{vfmin}.\text{df}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	
	$\text{pvfmin}.\text{lo}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	
	$\text{pvfmin}.\text{up}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	
	$\text{pvfmin}[\cdot cp] \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \mid \%sy \mid I\}, \{ \%vz \mid \%vix \} [, \%vm]$	
VFMAD	$\text{vfmad}.\text{df} \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \}, \{ \%vz \mid \%vix \}, \{ \%vw \mid \%vix \} [, \%vm]$	Vector Floating Fused Multiply Add
E2 / RV	$\text{pvfmad}.\text{lo} \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \}, \{ \%vz \mid \%vix \}, \{ \%vw \mid \%vix \} [, \%vm]$	Calculate as follows (%vix, I and %vm omitted)
	$\text{pvfmad}.\text{up} \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \}, \{ \%vz \mid \%vix \}, \{ \%vw \mid \%vix \} [, \%vm]$	<ul style="list-style-type: none"><li>2nd operand is %vy, 3rd operand is %vz <math>\%vx = \%vz * \%vw + \%vy</math></li></ul>
	$\text{pvfmad} \{ \%vx \mid \%vix \}, \{ \%vy \mid \%vix \}, \{ \%vz \mid \%vix \}, \{ \%vw \mid \%vix \} [, \%vm]$	
	$\text{vfmad}.\text{df} \{ \%vx \mid \%vix \}, \{ \%sy \mid I\}, \{ \%vz \mid \%vix \}, \{ \%vw \mid \%vix \} [, \%vm]$	

	<b>pvfmad.lo</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %sy, 3rd operand is %vz $\%vx = \%vz * \%vw + \%sy$
	<b>pvfmad.up</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %sy, 3rd operand is %vz $\%vx = \%sy * \%vw + \%vz$
	<b>pvfmad</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %sy, 3rd operand is %vz $\%vx = \%sy * \%vw + \%vz$
VFMSB F2 / RV	<b>vfmbs.d</b> { $\%vx \mid \%vix$ }, { $\%vy \mid \%vix$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	Vector Floating Fused Multiply Subtract
	<b>pvfmsb.lo</b> { $\%vx \mid \%vix$ }, { $\%vy \mid \%vix$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	Calculate as follows (%vix, I and %vm omitted)
	<b>pvfmsb.up</b> { $\%vx \mid \%vix$ }, { $\%vy \mid \%vix$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %vy, 3rd operand is %vz $\%vx = \%vz * \%vw - \%vy$
	<b>pvfmsb</b> { $\%vx \mid \%vix$ }, { $\%vy \mid \%vix$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %sy, 3rd operand is %vz $\%vx = \%vz * \%vw - \%sy$
	<b>vfmbs.d</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %sy, 3rd operand is %vz $\%vx = \%sy * \%vw - \%vz$
	<b>pvfmsb.lo</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %vy, 3rd operand is %sy $\%vx = \%vz * \%vw - \%vy$
	<b>pvfmsb.up</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %vz, 3rd operand is %sy $\%vx = \%vz * \%vw - \%vz$
	<b>pvfmsb</b> { $\%vx \mid \%vix$ }, { $\%sy \mid I$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	• 2nd operand is %vz, 3rd operand is %sy $\%vx = \%vz * \%vw - \%vz$
VFNMAD E3 / RV	<b>vfnmad.d</b> { $\%vx \mid \%vix$ }, { $\%vy \mid \%vix$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	Vector Floating Fused Negative Multiply Add
	<b>pvfnmad.lo</b> { $\%vx \mid \%vix$ }, { $\%vy \mid \%vix$ }, { $\%vz \mid \%vix$ }, { $\%vw \mid \%vix$ } [, %vm]	Calculate as follows

	<b>pvnmad.up</b> {vx   vix}, {vy   vix}, {vz   vix}, {vw   vix} [, vm]	(%vix, I and %vm omitted)
	<b>pvnmad</b> {vx   vix}, {vy   vix}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %vz %vx=-%vz*%v w+%vy
	<b>vfnmad.df</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %sy, 3rd operand is %vz %vx=-%vz*%v w+%sy
	<b>pvnmad.lo</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %sy, 3rd operand is %vz %vx=-%sy*%v w+%
	<b>pvnmad.up</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %sy, 3rd operand is %vz %vx=-%sy*%v w+%
	<b>pvnmad</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w+%
	<b>vfnmad.df</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w+%
	<b>pvnmad.lo</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w+%
	<b>pvnmad.up</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w+%
	<b>pvnmad</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%vy*%v w+%
VFNMSB	<b>vfnmsb.df</b> {vx   vix}, {vy   vix}, {vz   vix}, {vw   vix} [, vm]	Vector Floating Fused Negative
F3 / RV	<b>pvnmsb.lo</b> {vx   vix}, {vy   vix}, {vz   vix}, {vw   vix} [, vm]	Multiply Subtract
	<b>pvnmsb.up</b> {vx   vix}, {vy   vix}, {vz   vix}, {vw   vix} [, vm]	Calculate as follows (%vix, I and %vm omitted)
	<b>pvnmsb</b> {vx   vix}, {vy   vix}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %vz %vx=-%vz*%v w-%vy
	<b>vfnmsb.df</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %sy, 3rd operand is %vz %vx=-%vz*%v w-%sy
	<b>pvnmsb.lo</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %sy, 3rd operand is %vz %vx=-%sy*%v w-%sy
	<b>pvnmsb.up</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w-%vy
	<b>pvnmsb</b> {vx   vix}, {sy   I}, {vz   vix}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w-%sy
	<b>vfnmsb.df</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w-%vy
	<b>pvnmsb.lo</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%sy*%v w-%vy
	<b>pvnmsb.up</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	• 2nd operand is %vy, 3rd operand is %sy %vx=-%vy*%v w-%vy

	<b>pvnmsb</b> {vx   vix}, {vy   vix}, {sy   I}, {vw   vix} [, vm]	
VRCP	<b>vrcp.df</b> {vx   vix}, {vy   vix} [, vm]	Vector Floating Reciprocal
E1 / RV	<b>pvrccp.lo</b> {vx   vix}, {vy   vix} [, vm] <b>pvrccp.up</b> {vx   vix}, {vy   vix} [, vm] <b>pvrccp</b> {vx   vix}, {vy   vix} [, vm]	
VRSQRT	<b>vrsqrt.df[.nex]</b> {vx   vix}, {vy   vix} [, vm]	Vector Floating Reciprocal Square Root
F1 / RV	<b>pvrssqrt.lo[.nex]</b> {vx   vix}, {vy   vix} [, vm] <b>pvrssqrt.up[.nex]</b> {vx   vix}, {vy   vix} [, vm] <b>pvrssqrt[.nex]</b> {vx   vix}, {vy   vix} [, vm]	
VFIX	<b>vcvt.w.df[.ex][.rd]</b> {vx   vix}, {vy   vix} [, vm]	Vector Convert to Fixed Point
E8 / RV	<b>pvcvt.w.s.lo[.rd]</b> {vx   vix}, {vy   vix} [, vm] <b>pvcvt.w.s.up[.rd]</b> {vx   vix}, {vy   vix} [, vm] <b>pvcvt.w.s[.rd]</b> {vx   vix}, {vy   vix} [, vm]	
VFIXX	<b>vcvt.l.d[.rd]</b> {vx   vix}, {vy   vix} [, vm]	Vector Convert to Fixed Point
A8 / RV		
VFLT	<b>vcvt.df.w</b> {vx   vix}, {vy   vix} [, vm]	Vector Convert to Floating Point
F8 / RV	<b>pvcvt.s.w.lo</b> {vx   vix}, {vy   vix} [, vm] <b>pvcvt.s.w.up</b> {vx   vix}, {vy   vix} [, vm] <b>pvcvt.s.w</b> {vx   vix}, {vy   vix} [, vm]	
VFLTX	<b>vcvt.d.1</b> {vx   vix}, {vy   vix} [, vm]	Vector Convert to Floating Point
B8 / RV		
VCVD	<b>vcvt.d.s</b> {vx   vix}, {vy   vix} [, vm]	Vector Convert to Single-Format
8F / RV		
VCVS	<b>vcvt.s.d</b> {vx   vix}, {vy   vix} [, vm]	Vector Convert to Double-Format
9F / RV	<b>pvcvt.s.h.lo</b> {vx   vix}, {vy   vix} [, vm] <b>pvcvt.s.h.up</b> {vx   vix}, {vy   vix} [, vm] <b>pvcvt.s.h</b> {vx   vix}, {vy   vix} [, vm]	pvcvt available only on ve3 or later.

VCVH	<b>pvcvt.h.s.lo</b> {vx   vix}, {vy   vix}	Vector integer
AE / RV	[, %vm]	compare and select
	<b>pvcvt.h.s.up</b> {vx   vix}, {vy   vix}	signed 64bit
	[, %vm]	Available only on ve3 or later.
	<b>pvcvt.h.s</b> {vx   vix}, {vy   vix} [, %vm]	

#### 4.3.2.12 Vector Mask Arithmetic Instructions

Instruction	Assembler Mnemonic Syntax	Description
VMRG	<b>vmpg[.cp]</b> {vx   vix}, {vy   vix   %sy   I}, {vz   vix} [, %vm]	Vector Merge
D6 / RV	<b>vmpg.1[.cp]</b> {vx   vix}, {vy   vix   %sy   I}, {vz   vix} [, %vm]	cp available only on ve3 or later.
	<b>vmpg.w[.cp]</b> {vx   vix}, {vy   vix   %sy   I}, {vz   vix} [, %vm]	If 2nd operand is %sy or I, cp is available.
VSHF	<b>vshf</b> {vx   vix}, {vy   vix}, {vz   vix}, {sy   N}	Vector Shuffle N = 0 - 15
BC / RV	<b>vcp</b> {vx   vix}, {vz   vix}[, %vm]	Vector Compress
VCP		
8D / RV		
VEX	<b>vex</b> {vx   vix}, {vz   vix}[, %vm]	Vector Expand
9D / RV		
VFMK	<b>vfmk.1.cf</b> %vmx, {vz   vix} [, %vm]	Vector Form Mask
B4 / RV		If cf is "af" or "at", {vz   vix} cannot be specified.
		If cf is "at", cf can be omitted.
VFMS	<b>vfmk.w.cf</b> %vmx, {vz   vix} [, %vm]	Vector Form Mask
B5 / RV	<b>pvfmk.w.lo.cf</b> %vmx, {vz   vix} [, %vm]	Single
	<b>pvfmk.w.up.cf</b> %vmx, {vz   vix} [, %vm]	If cf is "af" or "at", {vz   vix} cannot be specified.
		If cf is "at", cf can be omitted.
VFMF	<b>vfmk.df.cf</b> %vmx, {vz   vix} [, %vm]	Vector Form Mask
B6 / RV	<b>pvfmk.s.lo.cf</b> %vmx, {vz   vix} [, %vm]	Floating Point
	<b>pvfmk.s.up.cf</b> %vmx, {vz   vix} [, %vm]	If cf is "af" or "at", {vz   vix} cannot be specified.
		If cf is "at", cf can be omitted.

### 4.3.2.13 Vector Recursive Relation Instructions

Instruction	Assembler Mnemonic Syntax	Description
VSUMS EA / RV	<b>vsum.w[.ex]</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Sum Single
VSUMX AA / RV	<b>vsum.l</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Sum
VFSUM EC / RV	<b>vfsum.df</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Floating Sum
VMAXS BB / RV	<b>vrmaxs.w.pos[.ex]</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ] <b>vrmins.w.pos[.ex]</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Maximum/Minimum Single
VMAXX AB / RV	<b>vrmaxs.l.pos</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ] <b>vrmins.l.pos</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Maximum/Minimum
VFMAX AD / RV	<b>vfrmax.df.pos</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ] <b>vfrmin.df.pos</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Floating Maximum/Minimum
VRAND 88 / RV	<b>vrand</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Reduction AND
VROR 98 / RV	<b>vror</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Reduction OR
VRXOR 89 / RV	<b>vrxor</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ } [, $\%vm$ ]	Vector Reduction Exclusive OR
VFIA CE / RV	<b>vfia.df</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ }, { $\%sy$   I}	Vector Floating Iteration Add
VFIS DE / RV	<b>vfis.df</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ }, { $\%sy$   I}	Vector Floating Iteration Subtract
VFIM CF / RV	<b>vfim.df</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ }, { $\%sy$   I}	Vector Floating Iteration Multiply
VFIAM EE / RV	<b>vfiam.df</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ }, { $\%vz$   $\%vix$ }, { $\%sy$   I}	Vector Floating Iteration Add and Multiply
VFISM FE / RV	<b>vfism.df</b> { $\%vx$   $\%vix$ }, { $\%vy$   $\%vix$ }, { $\%vz$   $\%vix$ }, { $\%sy$   I}	Vector Floating Iteration Subtract

		and Multiply
VFIMA EF / RV	<b>vfima.df</b> {vx   vix}, {vy   vix}, {vz   vix}, {sy   I}	Vector Floating Iteration Multiply and Add
VFIMS FF / RV	<b>vfims.df</b> {vx   vix}, {vy   vix}, {vz   vix}, {sy   I}	Vector Floating Iteration Multiply and Subtract

#### 4.3.2.14 Vector Gatering/Scattering Instructions

Instruction	Assembler Mnemonic Syntax	Description
VGT A1 / RVM	<b>vgt[.nc]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Gather
VG TU A2 / RVM	<b>vgtu[.nc]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Gather Upper
VG TL A3 / RVM	<b>vgtl[.ex][.nc]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Gather Lower
VSC B1 / RVM	<b>vsc[.nc][.ot]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Scatter
VLFA B1 / RVM	<b>vlfa[.nc][.ot]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector list floating add Available only on ve3 or later.
VSCU B2 / RVM	<b>vscu[.nc][.ot]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Scatter Upper
VLFAU B2 / RVM	<b>vlfa[u][.nc][.ot]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector list floating add upper Available only on ve3 or later.
VSCL B3 / RVM	<b>vscl[.nc][.ot]</b> {vx   vix}, {vy   vix   sw}, {sy   I}, {sz   Z} [,vm]	Vector Scatter Lower

#### 4.3.2.15 Vector Mask Register Instructions

Instruction	Assembler Mnemonic Syntax	Description
ANDM 84 / RV	<b>andm</b> %vmx, %vmy, %vmz	AND VM
ORM	<b>orm</b> %vmx, %vmy, %vmz	OR VM

---

85 / RV		
XORM	<b>xorm</b> %vmx, %vmy, %vmz	Exclusive OR VM
86 / RV		
EQVM	<b>eqvm</b> %vmx, %vmy, %vmz	Equivalence VM
87 / RV		
NNDM	<b>nndm</b> %vmx, %vmy, %vmz	Negate AND VM
94 / RV		
NEGM	<b>negm</b> %vmx, %vmy	Negate VM
95 / RV		
PCVM	<b>pcvm</b> %sx, %vmy	Population Count of VM
A4 / RV		
LZVM	<b>lzvm</b> %sx, %vmy	Leading Zero of VM
A5 / RV		
TOVM	<b>tovm</b> %sx, %vmy	Trailing One of VM
A6 / RV		

---

#### 4.3.2.16 Vector Control Instructions

Instruction	Assembler Mnemonic Syntax	Description
LVL	<b>lvl</b> {sy   I}	Load VL
BF / RR	<b>lpvl</b> {sy   I}	lpvl available only on ve3 or later.
SVL	<b>svl</b> %sx	Save VL
2F / RR	<b>spvl</b> %sx	spvl available only on ve3 or later.
SMVL	<b>smvl</b> %sx	Save Maximum Vector Length
2E / RR	<b>smpvl</b> %sx	smpvl available only on ve3 or later.
LVIX	<b>lvix</b> {sy   N}	Load Vector Data Index
AF / RR		N = 0 - 63

---

#### 4.3.2.17 Control Instructions

Instruction	Assembler Mnemonic Syntax	Description
SIC	<b>sic</b> %sx	Save Instruction Counter
28 / RR		
LPM	<b>lpm</b> %sy	Load Program Mode

3A / RR		Flags
SPM	<b>spm</b> %sx	Save Program Mode
2A / RR		Flags
LFR	<b>lfr</b> {sy   N}	Load Flag Register
69 / RR		N = 0 - 63
SFR	<b>sfr</b> %sx	Safe Flag Register
29 / RR		
SMIR	<b>smir[.async]</b> %sx, I	Save Miscellaneous Register
22 / RR	<b>smir[.async]</b> %sx, %usrcc	
	<b>smir[.async]</b> %sx, %psw	<b>async</b> available only on ve3 or later.
	<b>smir[.async]</b> %sx, %sar	
	<b>smir[.async]</b> %sx, %pmmr	I = 0 - 2, 7 - 11, 16 - 36
	<b>smir[.async]</b> %sx, %pmcrMM	MM = 0 - 3
	<b>smir[.async]</b> %sx, %pmcNN	NN = 0 - 20
NOP	<b>nop</b>	No Operation
79 / RR		
MONC	<b>monc</b> [N, N, N]	Monitor Call
3F / RR	<b>monc.hdb</b> [N, N, N]	2nd and 3rd operand : N = 0 - 255
LCR	<b>lcr</b> %sx, {sy I}, {sz Z}	Load Communication Register
40 / RR		
SCR	<b>scr</b> %sx, {sy I}, {sz Z}	Store Communication Register
50 / RR		
TSCR	<b>tscr</b> %sx, {sy I}, {sz Z}	Test and Set Communication Register
41 / RR		
FIDCR	<b>fidcr</b> %sx, {sy I}, I	Fetch and Increment/Decrement CR
51 / RR		3rd operand : I = 0 - 7
TS1AM	<b>ts1am.l</b> %sx, {sz   AS}, {sy N}	Test and Set 1 AM
42 / RRM	<b>ts1am.w</b> %sx, {sz   AS}, {sy N}	
TS2AM	<b>ts2am</b> %sx, {sz   AS}, {sy N}	Test and Set 2 AM
43 / RRM		

TS3AM	<b>ts3am</b> %sx, {%sz   AS}, {%sy N}	Test and Set 3 AM
52 / RRM		N = 0 or 1
ATMAM	<b>atmam</b> %sx, {%sz   AS}, {%sy N}	Atomic AM
53 / RRM		N = 0 - 2
CAS	<b>cas.l</b> %sx, {%sz   AS}, {%sy I}	Compare and Swap
62 / RRM	<b>cas.w</b> %sx, {%sz   AS}, {%sy I}	
FENCE	<b>fencei</b>	Fence
20 / RR	<b>fencem</b> I	fencem : I = 1 - 3
	<b>fencec</b> I	Fencec : I = 1 - 7
SVOB	<b>svob</b>	Set Vector Out-of-order memory access Boundary
30 / RR		
BSWP	<b>bswp</b> %sx, {%sz   M}, I	Byte Swap
2B / RR		I = 0 or 1

#### 4.3.2.18 Host Memory Access Instructions

Instruction	Assembler Mnemonic Syntax	Description
LHM	<b>lhm.b</b> %sx, HM	Load Host Memory
21 / RRM	<b>lhm.h</b> %sx, HM <b>lhm.w</b> %sx, HM <b>lhm.l</b> %sx, HM	
SHM	<b>shm.b</b> %sx, HM	Store Host Memory
31 / RRM	<b>shm.h</b> %sx, HM <b>shm.w</b> %sx, HM <b>shm.l</b> %sx, HM	

---

## Appendix A History

### A.1 History table

Nov. 2018	Rev. 1	Create a new entry
Apr. 2018	Rev.1.1	Revise
Dec. 2018	Rev.1.2	Revise
Sep. 2019	Rev.1.3	Revise
Mar. 2023	Rev1.4	<p>Describe the changes in the ve3 architecture</p> <p>Describe the changes in half-precision floating point number</p> <p>Add calculation method for VFMAD, VFMSB, VFNMAD and</p> <p>VFNMSB Instruction</p> <p>Add option and pseudo-instruction</p>

### A.2 Change notes

The following changes are done in this edition.

- Describe the changes in the ve3 architecture
- Describe the changes in half-precision floating point number
- Add calculation method for VFMAD, VFMSB, VFNMAD and VFNMSB Instruction
- Add option and pseudo-instruction